Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5651EDDFM Datasheet(PDF) 135 Page - Renesas Technology Corp

Part # R5F5651EDDFM
Description  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5651EDDFM Datasheet(HTML) 135 Page - Renesas Technology Corp

Back Button R5F5651EDDFM Datasheet HTML 131Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 132Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 133Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 134Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 135Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 136Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 137Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 138Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 139Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 135 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
Note:
tPcyc refers to the period of PCLKA in SCI10 and SCI11, and of PCLKB in SCI0 to SCI9, and SCI12.
Note 1. Cb is the total capacitance of the bus lines.
Figure 2.48
Simple IIC Bus Interface Input/Output Timing
Table 2.36
Simple IIC Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
High-drive output is selected by the driving ability control register.
Item
Symbol
Min.
Max.
Unit
Test
Conditions
Simple IIC
(Standard-mode)
SSCL, SSDA input rise time
tSr
—1000
ns
Figure 2.48
SSCL, SSDA input fall time
tSf
—
300
ns
SSCL, SSDA input spike pulse removal
time
tSP
04 × tPcyc
ns
Data input setup time
tSDAS
250
—
ns
Data input hold time
tSDAH
0—
ns
SSCL, SSDA capacitive load
Cb*1
—
400
pF
Simple IIC
(Fast-mode)
SSCL, SSDA input rise time
tSr
—
300
ns
SSCL, SSDA input fall time
tSf
—
300
ns
SSCL, SSDA input spike pulse removal
time
tSP
04 × tPcyc
ns
Data input setup time
tSDAS
100
—
ns
Data input hold time
tSDAH
0—
ns
SSCL, SSDA capacitive load
Cb*1
—
400
pF
SSDAn
SSCLn
VIH
VIL
tSTAH
tSCLH
tSCLL
P*1
S*1
tSf
tSr
tSCL
tSDAH
tSDAS
tSTAS
tSP
tSTOS
P*1
tBUF
Test conditions
VIH = 0.7 × VCC, VIL = 0.3 × VCC
VOL = 0.6 V, IOL = 6 mA
Sr*1
Note 1. S, P, and Sr indicate the following conditions.
S: Start condition
P: Stop condition
Sr: Restart condition
(n = 0 to 12)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com