Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5651EDDFM Datasheet(PDF) 144 Page - Renesas Technology Corp

Part # R5F5651EDDFM
Description  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5651EDDFM Datasheet(HTML) 144 Page - Renesas Technology Corp

Back Button R5F5651EDDFM Datasheet HTML 140Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 141Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 142Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 143Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 144Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 145Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 146Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 147Page - Renesas Technology Corp R5F5651EDDFM Datasheet HTML 148Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 144 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
2.4.7.11
QSPI
Note 1. tPBcyc: PCLKB cycle
Note 2. When a letter “-A”, “-B”, etc. to indicate group membership is appended to the pin name, each pin is recommended to use in
combination with the pins in the same group. All QSPI AC timings are measured in combination with the pins in the same group.
Note 3. In the G-version products, the AC characteristics are measured by setting the drive capacity control register 2 corresponding the
QSPCLK pin as a high-speed interface high-drive output.
Figure 2.61
QSPI Clock Timing
Figure 2.62
Transmit/Receive Timing (CPHA = 0)
Table 2.39
QSPI Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-drive output is selected by the driving ability control register.*3
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions*2
QSPI
QSPCLK clock cycle
tQScyc
2
4080
tPBcyc
Figure 2.61
Data input setup time
tSu
6.5
—
ns
Figure 2.62,
Figure 2.63
Data input hold time
tIH
5—
ns
SS setup time
tLEAD
1.5
8.5
tQScyc
SS hold time
tLAG
18
tQScyc
Data output delay time
tOD
—
10.0
ns
Data output hold time
tOH
–5
—
ns
Successive transmission delay time
tTD
18
tQScyc
tQScyc
QSPCLK
output
MSB IN
MSB OUT
LSB OUT
IDLE
DATA
LSB IN
DATA
QSSL
output
QSPCLK
CPOL = 0
output
QSPCLK
CPOL = 1
output
QMI,
QIO0 to QIO3
input
QMO,
QIO0 to QIO3
output
tLEAD
tLAG
tSU
tIH
tOH
tOD
tTD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com