ST7FLITE25F2M6 datasheet(62/131 Pages) STMICROELECTRONICS

62 / 131 page

ST7LITE2

62/131

12-BIT AUTORELOAD TIMER (Cont’d)

Bit 4 = BPEN

Break Pin Enable.

This bit is read/write by software and cleared by

hardware after Reset.

0: Break pin disabled

1: Break pin enabled

Bit 3:0 = PWM[3:0]

Break Pattern.

These bits are read/write by software and cleared

by hardware after a reset. They are used to force

the four PWMx output signals into a stable state

when the Break function is active.

PWMx DUTY CYCLE REGISTER HIGH (DCRxH)

Read / Write

Reset Value: 0000 0000 (00h)

PWMx DUTY CYCLE REGISTER LOW (DCRxL)

Read / Write

Reset Value: 0000 0000 (00h)

Bits 15:12 = Reserved.

Bits 11:0 = DCR[11:0]

PWMx Duty Cycle Value

This 12-bit value is written by software. It defin-

esthe duty cycle of the corresponding PWM output

signal (see Figure 36).

In PWM mode (OEx=1 in the PWMCR register)

the DCR[11:0] bits define the duty cycle of the

PWMx output signal (see Figure 36). In Output

Compare mode, they define the value to be com-

pared with the 12-bit upcounter value.

INPUT CAPTURE REGISTER HIGH (ATICRH)

Read only

Reset Value: 0000 0000 (00h)

INPUT CAPTURE REGISTER LOW (ATICRL)

Read only

Reset Value: 0000 0000 (00h)

Bits 15:12 = Reserved.

Bits 11:0 = ICR[11:0]

Input Capture Data.

This is a 12-bit register which is readable by soft-

ware and cleared by hardware after a reset. The

ATICR register contains captured the value of the

12-bit CNTR register when a rising or falling edge

occurs on the ATIC pin. Capture will only be per-

formed when the ICF flag is cleared.

TRANSFER CONTROL REGISTER (TRANCR)

Read/Write

Reset Value: 0000 0001 (01h)

Bits 7:1 Reserved. Forced by hardware to 0.

Bit 0 = TRAN

Transfer enable

This bit is read/write by software, cleared by hard-

ware after each completed transfer and set by

hardware after reset.

It allows the value of the DCRx registers to be

transferred to the DCRx shadow registers after the

next overflow event.

The OPx bits are transferred to the shadow OPx

bits in the same way.

DCR11 DCR10 DCR9

DCR8

DCR7

DCR6

DCR5

DCR4

DCR3

DCR2

DCR1

DCR0

0000

ICR11 ICR10

ICR9

ICR8

ICR7

ICR6

ICR5

ICR4

ICR3

ICR2

ICR1

ICR0

00000

TRAN

ST7FLITE25F2M6 Datasheet(PDF) 62 Page - STMicroelectronics

ST7FLITE25F2M6 Datasheet(HTML) 62 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL