JS48F4400PCZ00 datasheet(82/102 Pages) NUMONYX

82 / 102 page

Numonyx™ Wireless Flash Memory (W18)

Datasheet

November 2007

Order Number: 290701-18

Numonyx™ Wireless Flash Memory (W18)

14.5

Data Hold (RCR[9])

The Data Output Configuration (DOC) bit (RCR[9]) determines whether a data word

remains valid on the data bus for one or two clock cycles. The processor’s minimum

data set-up time and the flash memory’s clock-to-data output delay determine whether

one or two clocks are needed.

A DOC set at 1-clock data hold corresponds to a 1-clock data cycle; a DOC set at 2-

clock data hold corresponds to a 2-clock data cycle. The setting of this configuration bit

depends on the system and CPU characteristics. For clarification, see Figure 39, “Data

Output Configuration with WAIT Signal Delay” on page 83.

A method for determining this configuration setting is shown below.

To set the device at 1-clock data hold for subsequent reads, the following condition

must be satisfied:

tCHQV (ns) + tDATA (ns) ≤ One CLK Period (ns)

As an example, use a clock frequency of 66 MHz and a clock period of 15 ns. Assume

the data output hold time is one clock. Apply this data to the formula above for the

subsequent reads:

11 ns + 4 ns ≤ 15 ns

This equation is satisfied, and data output will be available and valid at every clock

period. If tDATA is long, hold for two cycles.

During page-mode reads, the initial access time can be determined by the formula:

tADD-DELAY (ns) + tDATA (ns) + tAVQV (ns)

Subsequent reads in page mode are defined by:

tAPA (ns) + tDATA (ns)

(minimum time)

Table 34: WAIT Signal Conditions

CONDITION

WAIT

CE# = VIH

CE# = VIL

Tri-State

Active

OE#

No-Effect

Synchronous Array Read

Active

Synchronous Non-Array Read

Asserted

All Asynchronous Read and all Write

Asserted

JS48F4400PCZ00 Datasheet(PDF) 82 Page - Numonyx B.V

JS48F4400PCZ00 Datasheet(HTML) 82 Page - Numonyx B.V

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL