DS72011RB120FPV datasheet(218/1196 Pages) RENESAS

218 / 1196 page

Section 8 Cache

Rev. 2.00 Sep. 07, 2007 Page 190 of 1164

REJ09B0321-0200

Table 8.3

Way to be Replaced when a Cache Miss Occurs in PREF Instruction

W3LOAD*

W3LOCK

W2LOAD*

W2LOCK

Way to be Replaced

Decided by LRU (table 8.1)

Decided by LRU (table 8.5)

Decided by LRU (table 8.6)

Decided by LRU (table 8.7)

Way 2

Way 3

[Legend]

Don't care

Note:

The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 8.4

Way to be Replaced when a Cache Miss Occurs in Other than PREF Instruction

W3LOAD*

W3LOCK

W2LOAD*

W2LOCK

Way to be Replaced

Decided by LRU (table 8.1)

Decided by LRU (table 8.5)

Decided by LRU (table 8.6)

Decided by LRU (table 8.7)

[Legend]

Don't care

Note:

The W3LOAD and W2LOAD bits should not be set to 1 at the same time.

Table 8.5

LRU and Way Replacement (when W2LOCK=1 and W3LOCK=0)

LRU (Bits 5 to 0)

Way to be Replaced

000000, 000001, 000100, 010100, 100000, 100001, 110000, 110100

000011, 000110, 000111, 001011, 001111, 010110, 011110, 011111

101001, 101011, 111000, 111001, 111011, 111100, 111110, 111111

DS72011RB120FPV Datasheet(PDF) 218 Page - Renesas Technology Corp

DS72011RB120FPV Datasheet(HTML) 218 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL