Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R8C2K Datasheet(PDF) 291 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 291 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 287Page - Renesas Technology Corp R8C2K Datasheet HTML 288Page - Renesas Technology Corp R8C2K Datasheet HTML 289Page - Renesas Technology Corp R8C2K Datasheet HTML 290Page - Renesas Technology Corp R8C2K Datasheet HTML 291Page - Renesas Technology Corp R8C2K Datasheet HTML 292Page - Renesas Technology Corp R8C2K Datasheet HTML 293Page - Renesas Technology Corp R8C2K Datasheet HTML 294Page - Renesas Technology Corp R8C2K Datasheet HTML 295Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 291 / 471 page
background image
R8C/2K Group, R8C/2L Group
16. Timers
Rev.1.10
Dec 21, 2007
Page 274 of 450
REJ09B0406-0110
Figure 16.114 TRDFCR Register in Reset Synchronous PWM Mode
Timer RD Function Control Register
Symbol
Address
After Reset
TRDFCR
013Ah
10000000b
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3. When bits CMD1 to CMD0 are set to 00b (timer mode, PWM mode, or PWM3 mode), the setting of the PWM3 bit is
enabled.
b3 b2
OLS1
b1 b0
01
b7 b6 b5 b4
RW
CMD1
RW
Combination mode select bits(1, 2)
Set to 01b (reset synchronous PWM
mode) in reset synchronous PWM mode.
CMD0
Normal-phase output level select bit
(in reset synchronous PWM mode or
complementary PWM mode)
0 : Initial output “H”
Active level “L”
1 : Initial output “L”
Active level “H”
Set bits CMD1 to CMD0 w hen both the TSTART0 and TSTART1 bits are set to 0 (count stops).
OLS0
RW
RW
Counter-phase output level select bit
(in reset synchronous PWM mode or
complementary PWM mode)
0 : Initial output “H”
Active level “L”
1 : Initial output “L”
Active level “H”
A/D trigger enable bit
(in complementary PWM mode)
This bit is disabled in reset synchronous
PWM mode.
RW
PWM3
RW
ADTRG
ADEG
A/D trigger edge select bit
(in complementary PWM mode)
This bit is disabled in reset synchronous
PWM mode.
RW
PWM3 mode select bit(3)
This bit is disabled in reset synchronous
PWM mode.
When bits CMD1 to CMD0 are set to 01b, 10b, or 11b, the MCU enters reset synchronous PWM mode or
complementary PWM mode in spite of the setting of the TRDPMR register.
STCLK
External clock input select bit
0 : External clock input disabled
1 : External clock input enabled
RW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com