H8SLASH3021 datasheet(369/712 Pages) RENESAS

369 / 712 page

11. Serial Communication Interface

Rev.2.00 Mar. 22, 2007 Page 345 of 684

REJ09B0352-0200

Bit 2—Transmit-End Interrupt Enable (TEIE): Enables or disables the transmit-end interrupt

(TEI) requested if TDR does not contain new transmit data when the MSB is transmitted.

Bit 2

TEIE

Description

Transmit-end interrupt requests (TEI) are disabled*

(Initial value)

Transmit-end interrupt requests (TEI) are enabled*

Note:

TEI interrupt requests can be cleared by reading the value 1 from the TDRE flag in

SSR, then clearing the TDRE flag to 0, thereby also clearing the TEND flag to 0; or by

clearing the TEIE bit to 0.

Bits 1 and 0—Clock Enable 1 and 0 (CKE1/0): These bits select the SCI clock source and

enable or disable clock output from the SCK pin. Depending on the settings of CKE1 and CKE0,

the SCK pin can be used for generic input/output, serial clock output, or serial clock input.

The CKE0 setting is valid only in asynchronous mode, and only when the SCI is internally

clocked (CKE1 = 0). The CKE0 setting is ignored in synchronous mode, or when an external

clock source is selected (CKE1 = 1). After setting the CKE1 and CKE0 bits, select the SCI

operating mode in SMR. For further details on selection of the SCI clock source, see table 11.9 in

section 11.3, Operation.

Bit 1

CKE1

Bit 0

CKE0

Description

Asynchronous mode

Internal clock, SCK pin available for generic

input/output*

Synchronous mode

Internal clock, SCK pin used for serial clock output*

Asynchronous mode

Internal clock, SCK pin used for clock output*

Synchronous mode

Internal clock, SCK pin used for serial clock output

Asynchronous mode

External clock, SCK pin used for clock input*

Synchronous mode

External clock, SCK pin used for serial clock input

Asynchronous mode

External clock, SCK pin used for clock input*

Synchronous mode

External clock, SCK pin used for serial clock input

Notes: 1. Initial value

2. The output clock frequency is the same as the bit rate.

3. The input clock frequency is 16 times the bit rate.

H8/3021 Datasheet(PDF) 369 Page - Renesas Technology Corp

H8/3021 Datasheet(HTML) 369 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL