 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
H8/3028F Datasheet(PDF) 611 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F Datasheet(HTML) 611 Page - Renesas Technology Corp |
|
|
611 / 923 page  Rev. 2.00, 09/03, page 581 of 890 18.3.3 Erase Block Register 1 (EBR1) Bit 7 654321 0 EB7 EB6 EB5 EB4 EB3 EB2 EB1 EB0 Initial value 0 000000 0 Read/Write R/W R/W R/W R/W R/W R/W R/W R/W EBR1 is an 8-bit register that specifies the flash memory erase area block by block. EBR1 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, when a low level is input to the FWE pin, and when a high level is input to the FWE pin and the SWE bit in FLMCR1 is not set. When a bit in EBR1 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit can be set in EBR1 and EBR2 together; do not set two or more bits at the same time. When the on-chip flash memory is disabled, a read access to this register will return H'00, and erasing is disabled. The flash memory block configuration is shown in table 18.4. To erase the entire flash memory, each block must be erased in turn. As the H8/3028F-ZTAT does not support on-board programming modes in mode 6, EBR1 register bits cannot be set to 1 in this mode. 18.3.4 Erase Block Register 2 (EBR2) Bit 7 654321 0 — — EB13 EB12 EB11 EB10 EB9 EB8 Initial value 0 000000 0 Read/Write R R R/W R/W R/W R/W R/W R/W EBR2 is an 8-bit register that specifies the flash memory erase area block by block. EBR2 is initialized to H'00 by a reset, in hardware standby mode and software standby mode, and when a low level is input to the FWE pin. When a high level is input to the FWE pin and the SWE bit in FLMCR1 is not set, it is initialized to bit 0. When a bit in EBR2 is set to 1, the corresponding block can be erased. Other blocks are erase-protected. Only one bit can be set in EBR1 and EBR2 together; do not set two or more bits at the same time. When the on-chip flash memory is disabled, a read will return H'00, and erasing is disabled. The flash memory block configuration is shown in table 18.4. To erase the entire flash memory, each block must be erased in turn. As the H8/3028F-ZTAT does not support on-board programming modes in mode 6, EBR2 register bits cannot be set to 1 in this mode. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
