H8SLASH3028F datasheet(113/923 Pages) RENESAS

113 / 923 page

Rev. 2.00, 09/03, page 83 of 890

5.1.3

Pin Configuration

Table 5.1 lists the interrupt pins.

Table 5.1

Interrupt Pins

Name

Abbreviation I/O

Function

Nonmaskable interrupt

NMI

Input Nonmaskable interrupt*, rising edge or

falling edge selectable

External interrupt request 5 to 0

IRQ5 to IRQ0

Input Maskable interrupts, falling edge or level

sensing selectable

Note: * NMI input is sometimes disabled. For details see section 18.9, NMI Input Disabling

Conditions.

5.1.4

Table 5.2 lists the registers of the interrupt controller.

Table 5.2

Interrupt Controller Registers

Address*

Name

Abbreviation

R/W

Initial Value

H'EE012

System control register

SYSCR

R/W

H'09

H'EE014

IRQ sense control register

ISCR

R/W

H'00

H'EE015

IRQ enable register

IER

R/W

H'00

H'EE016

IRQ status register

ISR

R/(W)*

H'00

H'EE018

Interrupt priority register A

IPRA

R/W

H'00

H'EE019

Interrupt priority register B

IPRB

R/W

H'00

Notes: 1. Lower 20 bits of the address in advanced mode.

2. Only 0 can be written, to clear flags.

5.2

5.2.1

System Control Register (SYSCR)

SYSCR is an 8-bit readable/writable register that controls software standby mode, selects the

action of the UI bit in CCR, selects the NMI edge, and enables or disables the on-chip RAM.

Only bits 3 and 2 are described here. For the other bits, see section 3.3, System Control Register

(SYSCR).

SYSCR is initialized to H'09 by a reset and in hardware standby mode. It is not initialized in

software standby mode.

H8/3028F Datasheet(PDF) 113 Page - Renesas Technology Corp

H8/3028F Datasheet(HTML) 113 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL