Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LTC2301CDEXPBF Datasheet(PDF) 20 Page - Linear Technology

Part # LTC2301CDEXPBF
Description  1-/2-Channel, 12-Bit ADCs with I2C Compatible Interface
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2301CDEXPBF Datasheet(HTML) 20 Page - Linear Technology

Back Button LTC2301CDEXPBF Datasheet HTML 16Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 17Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 18Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 19Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 20Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 21Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 22Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 23Page - Linear Technology LTC2301CDEXPBF Datasheet HTML 24Page - Linear Technology  
Zoom Inzoom in Zoom Outzoom out
 20 / 24 page
background image
LTC2301/LTC2305
20
23015f
APPLICATIONS INFORMATION
Sleep Mode
The ADCs enter sleep mode after a conversion is complete
(tCONV) if the SLP bit is set to a logic 1. The ADCs draw
only 7μA in sleep mode, provided that none of the digital
inputs are switching. When the LTC2301/LTC2305 are
properly addressed, the ADCs are released from sleep
mode and require 200ms (tREFWAKE) to wake up and charge
the respective 2.2μF and 10μF bypass capacitors on the
VREF and REFCOMP pins. A new conversion should not
be initiated before this time as shown in Figure 11.
Acquisition
The LTC2301/LTC2305 begin acquiring the input signal at
different instances depending on whether a read or write
operation is being performed. If a read operation is being
performed, acquisition of the input signal begins on the
rising edge of the 9th clock pulse following the address
frame as shown in Figure 12a.
If a write operation is being performed, acquisition of the
input signal begins on the falling edge of the sixth clock
cycle after the DIN word has been shifted in as shown in
Figure 12b. The LTC2301/LTC2305 will acquire the signal
from the input channel that was most recently programmed
by the DIN word. A minimum of 240ns is required to acquire
the input signal before initiating a new conversion.
Board Layout and Bypassing
To obtain the best performance, a printed circuit board with
a solid ground plane is required. Layout for the printed
board should ensure digital and analog signal lines are
S
CONVERSION
SLEEP
tREFWAKE
CONVERSION
R/W
ACK
7-BIT ADDRESS
P
23015 F11
Figure 11. Exiting Sleep Mode and Starting a New Conversion
Figure 12a. Timing Diagram Showing Acquisition During a Read Operation
12
A6
SDA
SCL
A5
A4
A3
A2
A1
A0
R/W
3456789
12
B11
ACQUISITION BEGINS
tACQ
23015 F12a
B10
Figure 12b. Timing Diagram Showing Acquisition During a Write Operation
12
A2
A1
A0
R/W
SDA
SCL
S/D
O/S
X
X
UNI
X
X
345
56789
6789
ACQUISITION BEGINS
tACQ
23015 F12b
SLP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com