Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

A32100DX-FPLC Datasheet(PDF) 32 Page - Actel Corporation

Part # A32100DX-FPLC
Description  Integrator Series FPGAs: 1200XL and 3200DX Families
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ACTEL [Actel Corporation]
Direct Link  http://www.actel.com
Logo ACTEL - Actel Corporation

A32100DX-FPLC Datasheet(HTML) 32 Page - Actel Corporation

Back Button A32100DX-FPLC Datasheet HTML 28Page - Actel Corporation A32100DX-FPLC Datasheet HTML 29Page - Actel Corporation A32100DX-FPLC Datasheet HTML 30Page - Actel Corporation A32100DX-FPLC Datasheet HTML 31Page - Actel Corporation A32100DX-FPLC Datasheet HTML 32Page - Actel Corporation A32100DX-FPLC Datasheet HTML 33Page - Actel Corporation A32100DX-FPLC Datasheet HTML 34Page - Actel Corporation A32100DX-FPLC Datasheet HTML 35Page - Actel Corporation A32100DX-FPLC Datasheet HTML 36Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 84 page
background image
Inte gra t or Serie s FP GAs: 1 200XL a nd 3200 DX F amilie s
32
Discontinued – v3.0
A124 0XL Timing Cha r ac teristics (continued)
(Worst-Case Commercial Conditions VCC = 4.75 V, TJ = 70°C)
‘–2’ Speed
‘–1’ Speed
‘Std’ Speed
‘–F’ Speed
3.3V ‘Std’
Speed
Parameter
Description
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Units
Input Module Propagation Delays
tINYH
Pad-to-Y High
1.1
1.2
1.4
2.0
1.7
ns
tINYL
Pad-to-Y Low
1.3
1.4
1.7
2.4
2.0
ns
tINGH
G-to-Y High
2.0
2.3
2.7
3.9
3.2
ns
tINGL
G-to-Y Low
2.6
3.0
3.5
5.0
4.2
ns
Input Module Predicted Routing Delays1
tIRD1
FO=1 Routing Delay
2.9
3.3
3.9
5.6
4.7
ns
tIRD2
FO=2 Routing Delay
3.4
3.8
4.5
6.4
5.4
ns
tIRD3
FO=3 Routing Delay
3.8
4.3
5.1
7.3
6.1
ns
tIRD4
FO=4 Routing Delay
4.1
4.7
5.5
7.9
6.6
ns
tIRD8
FO=8 Routing Delay
5.6
6.3
7.4
10.6
8.9
ns
Global Clock Network
tCKH
Input Low to High
FO = 32
FO = 256
5.1
5.7
5.8
6.5
6.8
7.6
9.7
10.9
8.2
9.1
ns
ns
tCKL
Input High to Low
FO = 32
FO = 256
5.0
5.7
5.7
6.5
6.7
7.6
9.6
10.9
8.0
9.1
ns
ns
tPWH
Minimum Pulse Width High
FO = 32
FO = 256
2.7
2.9
3.1
3.3
3.6
3.9
5.1
5.6
4.3
4.7
ns
ns
tPWL
Minimum Pulse Width Low
FO = 32
FO = 256
2.7
2.9
3.1
3.3
3.6
3.9
5.1
5.6
4.3
4.7
ns
ns
tCKSW
Maximum Skew
FO = 32
FO = 256
0.8
0.8
0.9
0.9
1.0
1.0
1.4
1.4
1.2
1.2
ns
ns
tSUEXT
Input Latch External Set-Up
FO = 32
FO = 256
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
ns
ns
tHEXT
Input Latch External Hold
FO = 32
FO = 256
2.6
3.2
2.9
3.7
3.4
4.3
4.9
6.1
4.1
5.2
ns
ns
tP
Minimum Period
FO = 32
FO = 256
5.6
6.0
6.3
6.8
7.4
8.0
10.6
11.4
8.9
9.6
ns
ns
fMAX
Maximum Frequency
FO = 32
FO = 256
215
195
190
170
160
144
110
100
105
95
MHz
MHz
Note:
1.
Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual performance.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com