| Electronic Components Datasheet Search |
|
ST7263BEx Datasheet(PDF) 123 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST7263BEx Datasheet(HTML) 123 Page - STMicroelectronics |
|
123 / 186 page ![]() ST7263Bxx On-chip peripherals Doc ID 7516 Rev 8 123/186 I²C Data register (DR) These bits contain the byte to be received or transmitted on the bus. ● Transmitter mode: byte transmission start automatically when the software writes in the DR register. ● Receiver mode: the first data byte is received automatically in the DR register using the least significant bit of the address. The following data bytes are then received one by one after reading the DR register. Reset value: 0000 0000 (00h) I²C Own Address register (OAR) Reset value: 0000 0000 (00h) 7 0 D7 D6 D5 D4 D3 D2 D1 D0 Read/write 7 0 ADD7 ADD6 ADD5 ADD4 ADD3 ADD2 ADD1 ADD0 Read/write [7:1] ADD[7:1] Interface address. These bits define the I²C bus address of the interface. They are not cleared when the interface is disabled (PE=0). 0 ADD0 Address direction bit. This bit is don’t care, the interface acknowledges either 0 or 1. It is not cleared when the interface is disabled (PE=0). Note: Address 01h is always ignored. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |