| Electronic Components Datasheet Search |
|
AT90SCR100 Datasheet(PDF) 281 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90SCR100 Datasheet(HTML) 281 Page - ATMEL Corporation |
|
281 / 433 page ![]() 281 TPR0327AY–SMS–30Jan09 AT90SCR100 21.2.2 SPI Controller Configured as a Slave 21.2.2.1 One byte sending using shift register (without DPRAM) If the DPRAM is not activated (HSSPICFG.DPRAM bit cleared), the software may update the contents of the HSSPI Transmit Data Register, SPITDR, that will be shifted out by incoming clock pulses on the clock pin. As soon as the byte has been completely shifted, the Byte transfer Done flag (HSSPIIR.BTD) is set. If global interrupt and the HSSPIIER.BTDIE bit have been previ- ously set, an interrupt is generated. At this stage, the Slave can read the HSSPIRDR register to retrieve the byte sent by the other device. The HSSPICFG.BTD flag must then be cleared by software. Figure 21-5. HSSPI - Slave without DPRAM activated Clear BTD (HSSPIIR) (mandatory if IRQ mode) Data to send? YES NO Wait SPICKRDY (HSSPISR) Write data to send into HSSPITDR Configure CPOL, CPHA, MSTR=0, SPIEN, DPRAM=0, BTDIE (if IRQ mode) Wait BTD (HSSPIIR) Data to receive? Wait BTD (HSSPIIR) Read data from HSSPIRDR NO YES |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |