Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HCS12 Datasheet(PDF) 306 Page - Freescale Semiconductor, Inc

Part # HCS12
Description  HCS12 Microcontrollers
PDF  452 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

HCS12 Datasheet(HTML) 306 Page - Freescale Semiconductor, Inc

Back Button HCS12 Datasheet HTML 302Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 303Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 304Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 305Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 306Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 307Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 308Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 309Page - Freescale Semiconductor, Inc HCS12 Datasheet HTML 310Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 306 / 452 page
background image
Instruction Glossary
S12CPUV2 Reference Manual, Rev. 4.0
306
Freescale Semiconductor
Operation:
(SP) – $0002
⇒ SP; RTNH : RTNL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; YH : YL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; XH : XL ⇒ (M(SP) : M(SP+1))
(SP) – $0002
⇒ SP; B : A⇒ (M(SP) : M(SP+1))
(SP) – $0001
⇒ SP; CCR ⇒ (M(SP))
Stop CPU Clocks
Description:
Puts the CPU into a wait state. Uses the address of the instruction following
WAI as a return address. Stacks the return address, index registers Y and
X, accumulators B and A, and the CCR, decrementing the SP before each
item is stacked.
The CPU then enters a wait state for an integer number of bus clock cycles.
During the wait state, CPU clocks are stopped, but other MCU clocks can
continue to run. The CPU leaves the wait state when it senses an interrupt
that has not been masked.
Upon leaving the wait state, the CPU sets the appropriate interrupt mask
bit(s), fetches the vector corresponding to the interrupt sensed, and
instruction execution continues at the location the vector points to.
Although the WAI instruction itself does not alter the condition codes, the
interrupt that causes the CPU to resume processing also causes the I mask
bit (and the X mask bit, if the interrupt was XIRQ) to be set as the interrupt
vector is fetched.
WAI
Wait for Interrupt
WAI
CCR Details:
S
X
HIN
Z
V
C
––––––––
Source Form
Address
Mode
Object Code
Access Detail
HCS12
M68HC12
WAI (before interrupt)
INH
3E
OSSSSsf
OSSSfSsf
WAI (when interrupt comes)
fVfPPP
VfPPP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com