| Electronic Components Datasheet Search |
|
MPC5673K Datasheet(PDF) 8 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5673K Datasheet(HTML) 8 Page - Freescale Semiconductor, Inc |
|
8 / 140 page ![]() MPC5675K Microcontroller Data Sheet, Rev. 4 Preliminary—Subject to Change Without Notice Overview Freescale Semiconductor 8 • Floating point —IEEE 754 compatible with software wrapper — Single precision in hardware; double precision with software library — Conversion instructions between single precision floating point and fixed point • Long cycle time instructions (except for guarded loads) do not increase interrupt latency in the MPC5675K • To reduce latency, long cycle time instructions are aborted upon interrupt requests • Extensive system development support through Nexus debug module 1.4.2 Crossbar switch (XBAR) • 32-bit address bus, 64-bit data bus • Simultaneous accesses from different masters to different slaves (there is no clock penalty when a parked master accesses a slave) 1.4.3 Memory Protection Unit (MPU) The Memory Protection Unit splits the physical memory into 16 different regions. Each master (DMA, FlexRay, CPU) can be assigned different access rights to each region. • 16-region MPU with concurrent checks against each master access • 32-byte granularity for protected address region 1.4.4 Enhanced Direct Memory Access (eDMA) controller • 32 channels support independent 8-, 16-, 32-bit single value or block transfers • Supports variable-sized queues and circular queues • Source and destination address registers are independently configured to post-increment or remain constant • Each transfer is initiated by a peripheral, CPU, or eDMA channel request • Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer 1.4.5 Interrupt Controller (INTC) • 208 peripheral interrupt requests • 8 software settable sources • Unique 9-bit vector per interrupt source • 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source • Priority elevation for shared resources |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |