EDJ8232B5MB datasheet(19/142 Pages) ELPIDA

19 / 142 page

EDJ8232B5MB

Data Sheet E1825E30 (Ver. 3.0)

[Single-ended levels for CK, DQS, /CK, /DQS]

Parameter

Symbol

min.

typ.

max.

Unit

Notes

Single-ended high level for strobes

(VDD/2)

 0.175



*3

1, 2

Single-ended high level for CK, /CK

VSEH

(VDD/2)

 0.175



*3

1, 2

Single-ended low level for strobes

*3



(VDD/2)

 0.175

1, 2

Single-ended low level for CK, /CK

VSEL

*3



(VDD/2)

 0.175

1, 2

Notes: 1. For CK, /CK use VIH/VIL(AC) of ADD/CMD; for strobes (DQS, /DQS) use VIH/VIL(AC) of DQs.

2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for address/command is based on

VREFCA; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies

also here.

3. These values are not defined, however the single ended components of differential signals CK, /CK, DQS,

/DQS need to be within the respective limits (VIH(DC) max, VIL(DC)min) for single-ended signals as well

as the limitations for overshoot and undershoot. Refer to Overshoot and Undershoot specifications.

To guarantee tight setup and hold times as well as output skew parameters with respect to clock and strobe, each

cross point voltage of differential input signals (CK, /CK and DQS, /DQS) must meet the requirements in table below.

The differential input cross point voltage VIX is measured from the actual cross point of true and complement signal

to the midlevel between of VDD and VSS.

VIX

CK, DQS

VDD

VDD/2

/CK, /DQS

VSS

VSEH

VSEL

VIX Definition

[Cross point voltage for differential input signals (CK, DQS)]

Parameter

Symbol

pins

min.

max.

Unit

Note

Differential input cross point voltage

relative to VDD/2

VIX

CK, /CK

150

150

175

175

VIX

DQS, /DQS

150

150

Notes: 1. Extended range for VIX is only allowed for clock and if CK and /CK are monotonic, have a single-ended

swing VSEL/VSEH of at least VDD/2 +/-250 mV, and the differential slew rate of CK - /CK is larger than 3

V/ ns. Refer to the table of Single-ended levels for CK, DQS, /CK, /DQS for VSEL and VSEH standard

values.

2. The relation between VIX min./max. and VSEL/VSEH should satisfy following.

(VDD/2) + VIX (min.)

 VSEL ≥ 25mV

VSEH

 ((VDD/2) + VIX (max.)) ≥ 25mV

EDJ8232B5MB Datasheet(PDF) 19 Page - Elpida Memory

EDJ8232B5MB Datasheet(HTML) 19 Page - Elpida Memory

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL