Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M68ICS08GR Datasheet(PDF) 256 Page - Freescale Semiconductor, Inc

Part # M68ICS08GR
Description  M68HC08 Microcontrollers
PDF  408 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

M68ICS08GR Datasheet(HTML) 256 Page - Freescale Semiconductor, Inc

Back Button M68ICS08GR Datasheet HTML 252Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 253Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 254Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 255Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 256Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 257Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 258Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 259Page - Freescale Semiconductor, Inc M68ICS08GR Datasheet HTML 260Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 256 / 408 page
background image
Serial Communications Interface (SCI)
Technical Data
MC68HC908GR8 — Rev 4.0
256
Serial Communications Interface (SCI)
MOTOROLA
SCTIE — SCI Transmit Interrupt Enable Bit
This read/write bit enables the SCTE bit to generate SCI transmitter
CPU interrupt requests. Reset clears the SCTIE bit.
1 = SCTE enabled to generate CPU interrupt
0 = SCTE not enabled to generate CPU interrupt
TCIE — Transmission Complete Interrupt Enable Bit
This read/write bit enables the TC bit to generate SCI transmitter CPU
interrupt requests. Reset clears the TCIE bit.
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
SCRIE — SCI Receive Interrupt Enable Bit
This read/write bit enables the SCRF bit to generate SCI receiver
CPU interrupt requests. Reset clears the SCRIE bit.
1 = SCRF enabled to generate CPU interrupt
0 = SCRF not enabled to generate CPU interrupt
ILIE — Idle Line Interrupt Enable Bit
This read/write bit enables the IDLE bit to generate SCI receiver CPU
interrupt requests. Reset clears the ILIE bit.
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
TE — Transmitter Enable Bit
Setting this read/write bit begins the transmission by sending a
preamble of 10 or 11 logic 1s from the transmit shift register to the
PE2/TxD pin. If software clears the TE bit, the transmitter completes
any transmission in progress before the PE2/TxD returns to the idle
Address:
$0014
Bit 7
654321
Bit 0
Read:
SCTIE
TCIE
SCRIE
ILIE
TE
RE
RWU
SBK
Write:
Reset:
00000000
Figure 18-10. SCI Control Register 2 (SCC2)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com