AM79C970AVCW datasheet(46/219 Pages) AMD

46 / 219 page

AMD

P R E L I M I N A R Y

Am79C970A

The following figure shows two non-burst write transac-

tions. The first transaction has two wait states. The tar-

get inserts one wait state by asserting

DEVSEL one

clock late and another wait state by also asserting

TRDY

one clock late. The second transaction shows a zero

wait state write cycle. The target asserts

DEVSEL and

TRDY in the same cycle as the PCnet-PCI II controller

asserts

IRDY.

19436A-18

FRAME

CLK

IRDY

TRDY

DEVSEL

REQ

GNT

PAR

DEVSEL is sampled

ADDR

0111

PAR

2345678

DATA

ADDR

DATA

PAR

0111

Figure 15. Non-Burst Write Transfer

Basic Burst Write Transfer

The PCnet-PCI II controller supports burst mode for all

bus master write operations. The burst mode must be

enabled by setting BWRITE (BCR18, bit 5). To allow

burst transfers in descriptor write operations, the

PCnet-PCI II controller must also be programmed to use

SWSTYLE THREE (BCR20, bits 7–0). All PCnet-PCI II

controller burst write transfers are of the PCI command

type Memory Write (type 7). AD[1:0] will both be ZERO

during the address phase indicating a linear burst order.

The byte enable signals indicate the byte lanes that

have valid data.

The PCnet-PCI II controller will always perform a single

burst write transaction per bus mastership period,

where transaction is defined as one address phase and

one or multiple data phases. The PCnet-PCI II controller

supports zero wait state write cycles except with the

case of descriptor write transfers. (See the section

“Descriptor DMA Transfers” for the only exception.) It

asserts

IRDY immediately after the address phase and

at the same time starts sampling

DEVSEL. FRAME is

deasserted when the next to the last data phase

is completed.

AM79C970AVCW Datasheet(PDF) 46 Page - Advanced Micro Devices

AM79C970AVCW Datasheet(HTML) 46 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL