| Electronic Components Datasheet Search |
|
CD00237391 Datasheet(PDF) 168 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
CD00237391 Datasheet(HTML) 168 Page - STMicroelectronics |
|
168 / 177 page ![]() Revision history STM32F20xxx 168/177 Doc ID 15818 Rev 9 25-Nov-2010 5 Update I/Os in Section : Features. Added WLCSP66(64+2) package. Added note 1 related to LQFP176 on cover page. Added trademark for ART accelerator. Updated Section 2.2.2: Adaptive real-time memory accelerator (ART Accelerator™). Updated Figure 5: Multi-AHB matrix. Added case of BOR inactivation using IRROFF on WLCSP devices in Section 2.2.15: Power supply supervisor. Reworked Section 2.2.16: Voltage regulator to clarify regulator off modes. Renamed PDROFF, IRROFF in the whole document. Added Section 2.2.19: VBAT operation. Updated LIN and IrDA features for UART4/5 in Table 5: USART feature comparison. Table 6: STM32F20x pin and ball definitions: Modified VDD_3 pin, and added note related to the FSMC_NL pin; renamed BYPASS-REG REGOFF, and add IRROFF pin; renamed USART4/5 UART4/5. USART4 pins renamed UART4. Changed VSS_SA to VSS, and VDD_SA pin reserved for future use. Updated maximum HSE crystal frequency to 26 MHz. Section 5.2: Absolute maximum ratings: Updated VIN minimum and maximum values and note related to five-volt tolerant inputs in Table 9: Voltage characteristics. Updated IINJ(PIN) maximum values and related notes in Table 10: Current characteristics. Updated VDDA minimum value in Table 12: General operating conditions. Added Note 2 and updated Maximum CPU frequency in Table 13: Limitations depending on the operating power supply range, and added Figure 19: Number of wait states versus fCPU and VDD range. Added brownout level 1, 2, and 3 thresholds in Table 17: Embedded reset and power control block characteristics. Changed fOSC_IN maximum value in Table 28: HSE 4-26 MHz oscillator characteristics. Changed fPLL_IN maximum value in Table 32: Main PLL characteristics, and updated jitter parameters in Table 33: PLLI2S (audio PLL) characteristics. Section 5.3.16: I/O port characteristics: updated VIH and VIL in Table 44: I/O static characteristics. Added Note 1 below Table 45: Output voltage characteristics. Updated RPD and RPU parameter description in Table 55: USB OTG FS DC electrical characteristics. Updated VREF+ minimum value in Table 64: ADC characteristics. Updated Table 69: Embedded internal reference voltage. Removed Ethernet and USB2 for 64-pin devices in Table 93: Main applications versus package for STM32F2xxx microcontrollers. Added A.2: Application example with regulator OFF, removed “OTG FS connection with external PHY” figure, updated Figure 87, Figure 88, and Figure 90 to add STULPI01B. Table 94. Document revision history (continued) Date Revision Changes |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |