MSC1202Y2RHHT datasheet(58/92 Pages) TI1

58 / 92 page

MSC1200

MSC1201

MSC1202

SBAS317E − APRIL 2004 − REVISED MAY 2006

www.ti.com

Interrupt Enable (IE)

Reset Value

SFR A8h

ES0

ET1

EX1

ET0

EX0

00h

Global Interrupt Enable. This bit controls the global masking of all interrupts except those in AIE (SFR A6h).

bit 7

0: Disable interrupt sources. This bit overrides individual interrupt mask settings for this register.

1: Enable all individual interrupt masks. Individual interrupts in this register will occur if enabled.

ES0

Enable Serial Port 0 Interrupt. This bit controls the masking of the serial Port 0 interrupt.

bit 4

0: Disable all serial Port 0 interrupts.

1: Enable interrupt requests generated by the RI_0 (SCON0.0, SFR 98h) or TI_0 (SCON0.1, SFR 98h) flags.

ET1

Enable Timer 1 Interrupt. This bit controls the masking of the Timer 1 interrupt.

bit 3

0: Disable Timer 1 interrupt.

1: Enable interrupt requests generated by the TF1 flag (TCON.7, SFR 88h).

EX1

Enable External Interrupt 1. This bit controls the masking of external interrupt 1.

bit 2

0: Disable external interrupt 1.

1: Enable interrupt requests generated by the INT1 pin.

ET0

Enable Timer 0 Interrupt. This bit controls the masking of the Timer 0 interrupt.

bit 1

0: Disable all Timer 0 interrupts.

1: Enable interrupt requests generated by the TF0 flag (TCON.5, SFR 88h).

EX0

Enable External Interrupt 0. This bit controls the masking of external interrupt 0.

bit 0

0: Disable external interrupt 0.

1: Enable interrupt requests generated by the INT0 pin.

MSC1202Y2RHHT Datasheet(PDF) 58 Page - Texas Instruments

MSC1202Y2RHHT Datasheet(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL