| Electronic Components Datasheet Search |
|
AS3517H-ECTP Datasheet(PDF) 26 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3517H-ECTP Datasheet(HTML) 26 Page - ams AG |
|
26 / 94 page ![]() AS3517 V17 Data Sheet, Confidential © 2003-2007, austriamicrosystems AG, 8141 Unterpremstaetten, Austria-Europe. All Rights Reserved. www.austriamicrosystems.com Table 20Table 21 I2S Master clock PLL settings fOSC fsample (LRCK) PLL-Mode RD (Rate Divider) Deviation 24MHz 48.00kS 1 123 0.00% 24MHz 44.10kS 1 134 0.04% 24MHz 32.00kS 1 186 -0.27% 24MHz 24.00kS 1 248 0.00% 24MHz 22.05kS 1 270 0.04% 24MHz 16.00kS 1 373 0.00% 24MHz 12.00kS 2 248 0.00% 24MHz 11.025kS 2 270 0.04% 24MHz 8.00kS 2 373 0.00% fOSC fsample (LRCK) PLL-Mode RD (Rate Divider) Deviation 16MHz 48.00kS 1 81 0.40% 16MHz 44.10kS 1 179 -0.33% 16MHz 32.00kS 1 123 0.00% 16MHz 24.00kS 1 165 -0.20% 16MHz 22.05kS 1 179 0.22% 16MHz 16.00kS 1 248 0.00% 16MHz 12.00kS 2 165 -0.20% 16MHz 11.025kS 2 179 0.22% 16MHz 8.00kS 2 248 0.00% fOSC fsample (LRCK) PLL-Mode RD (Rate Divider) Deviation 12MHz 48.00kS 1 61 -0.79% 12MHz 44.10kS 1 66 0.04% 12MHz 32.00kS 1 92 0.27% 12MHz 24.00kS 1 123 0.00% 12MHz 22.05kS 1 134 0.04% 12MHz 16.00kS 1 185 0.27% 12MHz 12.00kS 2 123 0.00% 12MHz 11.025kS 2 134 0.04% 12MHz 8.00kS 2 185 0.27% Parameter Figure 10 I2S Left Justified Mode Revision 1v3 25 - 93 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |