Configuration of the CAN bit timing

AN2352

14/20

1.6.2

Example for bit timing at low baud rate

In this example, CPU clock frequency is 64 MHz, the frequency of CAN module clock is

32 MHz, BRP is 31 and the bit rate is 100 Kbit/s. By default, the ST10F27x divides by 2 the

clock that feeds the CAN cells (mandatory when the CPU clock frequency is higher than

40 MHz). It is possible to disable this function by setting bit 2 of the XMISC register.

1 µs

delay of bus driver

200 ns

delay of receiver circuit

80 ns

delay of bus line (40m)

220 ns

1 µs

4 µs

5 µs

4 µs

4 µs

1 µs

bit time

10 µs

tolerance for CAN clock

=

tolerance for CAN clock

= 1.58%

min

min PB1 PB2

(,

)

2

13

bit_time

⋅

PB2

–

()

⋅

-----------------------------------------------------------------------

tSJW

()

210

tBT

⋅⋅

----------------------------------

,

⎝⎠

⎛⎞

min PB1 PB2

(,)

2

13

bit_time

⋅

PB2

–

()

⋅

-----------------------------------------------------------------------

4

µs

213

10

µs4µs

–

⋅

()

⋅

-----------------------------------------------------------

1.58%

==

tSJW

()

210

tBT

⋅⋅

----------------------------------

4

µs

210

10

µs

⋅

()

⋅

------------------------------------------

2%

==