Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

RM0319 Datasheet(PDF) 344 Page - STMicroelectronics

Part # RM0319
Description  SPEAr320S architecture and functionality
PDF  368 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0319 Datasheet(HTML) 344 Page - STMicroelectronics

Back Button RM0319 Datasheet HTML 340Page - STMicroelectronics RM0319 Datasheet HTML 341Page - STMicroelectronics RM0319 Datasheet HTML 342Page - STMicroelectronics RM0319 Datasheet HTML 343Page - STMicroelectronics RM0319 Datasheet HTML 344Page - STMicroelectronics RM0319 Datasheet HTML 345Page - STMicroelectronics RM0319 Datasheet HTML 346Page - STMicroelectronics RM0319 Datasheet HTML 347Page - STMicroelectronics RM0319 Datasheet HTML 348Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 344 / 368 page
background image
Vectored interrupt controller (VIC)
RM0319
344/368
Doc ID 022640 Rev 3
33.3
Functional description
Figure 114 shows the block diagram of VIC.
Figure 114. VIC block diagram
33.3.1
Interrupt request logic
The interrupt request logic block receives the interrupt requests from peripherals and
combines them with the software interrupt requests (see Section 33.3.6). After that, it masks
out the requests that are not enabled (through the VICINTENABLE register) and routes the
others to either IRQSTATUS or FIQSTATUS depending on VICINTSELECT.
FIQ interrupts have the highest priority, followed by vectored interrupts (0-15) and, finally,
non vectored interrupts.
33.3.2
Non-vectored FIQ interrupt logic
The non-vectored FIQ interrupt logic block generates the FIQ interrupt signal by combining
the FIQ interrupt requests coming from the interrupt request logic and any requests from
daisy-chained interrupt controllers.
VICINTSOURCE[31:0]
nVICRQIN
VICVECTADDRIN
nVICFIQIN
VICVECTADDROUT
HRESP[1:0]
HCLK
HSELVIC
HRESETn
HWRITE
HREADYIN
HREADYOUT
nVICFIQ
nVICIRQ
HTRANS
HADDR[11:2]
HRDATA[31:0]
HWDATA[31:0]
HSIZE[2:0]
HPROT
FIQSTATUS
[31:0]
IRQSTATUS
[31:0]
Interrupt
request
logic
IRQ
Daisy
Chain
IRQ
vector
address
and
priority
logic
Non-vectored IRQ
interrupt logic
VectAddrIn
VectAddrOut
AHB slave
interface
Control logic
Non-vectored FIQ
interrupt logic
IRQ0
VectAddr0
IRQ1
IRQn
IRQ15
VectAddr1
VectAddrn
VectAddr15
Vector interrupt 0
Vector interrupt 1
Vector interrupt 15



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com