 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UT8SF2M40MCPC Datasheet(PDF) 1 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
UT8SF2M40MCPC Datasheet(HTML) 1 Page - Aeroflex Circuit Technology |
|
|
1 / 23 page  1 36-00-01-00 5 Ver. 1.0.0 Aeroflex Microelectronics Solutions - HiRel FEATURES Synchronous SRAM organized as 2Meg words x 40bit Continuous Data Transfer (CDT) architecture eliminates wait states between read and write operations Supports 40MHz to 80MHz bus operations Internally self-timed output buffer control eliminates the need for synchronous output enable Registered inputs and outputs for flow-thru operation Single 2.5V to 3.3V supply Clock-to-output time - Clk to Q = 12ns Clock Enable (CEN) pin to enable clock and suspend operation Synchronous self-timed writes Three Chip Enables (CS0, CS1, CS2) for simple depth expansion "ZZ" Sleep Mode option for partial power-down "SHUTDOWN" Mode option for deep power-down Four Word Burst Capability--linear or interleaved Operational Environment - Total Dose: 100 krad(Si) - SEL Immune: ≤ 100MeV-cm2/mg - SEU error rate: 1.7x10-6 errors/bit-day Package options: - 288-lead CLGA, CCGA, and CBGA Standard Microelectronics Drawing (SMD) 5962-TBD - QMLQ and Q+ pending INTRODUCTION The UT8SF2M40 is a high performance 83,886,080-bit synchronous static random access memory (SSRAM) device that is organized as 2M words of 40 bits. This device is equipped with three chip selects (CS0, CS1, and CS2), a write enable (WE), and an output enable (OE) pin, allowing for significant design flexibility without bus contention. The device supports a four word burst function using (ADV_LD). All synchronous inputs are registered on the rising edge of the clock provided the Clock Enable (CEN) input is enabled LOW. Operations are suspended when CEN is disabled HIGH and the previous operation is extended. Write operation control signals are WE and six byte write enables BWE[4:0]. All write operations are performed by internal self-timed circuitry. For easy bank selection, three synchronous Chip Enables (CS0, CS1, CS2) and an asynchronous Output Enable (OE) provide for output tri-state control. The output drivers are synchronously tri-stated during the data portion of a write sequence to avoid bus contention. Standard Products UT8SF2M40 80Megabit Flow-thru SSRAM Preliminary Datasheet www.aeroflex.com/memories April 2015 |
Similar Part No. - UT8SF2M40MCPC |
|
Similar Description - UT8SF2M40MCPC |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
