 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
BQ76PL536APAPR Datasheet(PDF) 47 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
BQ76PL536APAPR Datasheet(HTML) 47 Page - Texas Instruments |
|
|
47 / 74 page  bq76PL536A www.ti.com SLUSAD3B – JUNE 2011 – REVISED JANUARY 2016 7.6.17 CB_TIME Register (0x33) The CB_TIME register sets the maximum high (active) time for the cell balance outputs from 0 seconds to 63 minutes. When set to 0, no balancing can occur – balancing is effectively disabled. Figure 40. CB_TIME Register 7 6 5 4 3 2 1 0 CBT[7] Reserved CBT[5] CBT[4] CBT[3] CBT[2] CBT[1] CBT[0] Table 16. CB_TIME Register Field Descriptions Bit Field Type Reset Description 7 CBT[7] Controls minutes/seconds counting resolution. 0 = Seconds (default) 1 = Minutes 6 Reserved 5-0 CBT[n] Sets the time duration as scaled by CBT[7] 7.6.18 ADC_CONVERT Register (0x34) The CONVERT_CTRL register is used to start conversions. Figure 41. ADC_CONVERT Register 7 6 5 4 3 2 1 0 Reserved CONV Table 17. ADC_CONVERT Register Field Descriptions Bit Field Type Reset Description 7-1 Reserved 0 CONV This bit starts a conversion, using the settings programmed into the ADC_CONTROL register. It provides a programmatic method of initiating conversions. 0 = No conversion (default) 1 = Initiate conversion. This bit is automatically reset after conversion begins, and always returns 0 on READ. 7.6.19 SHDW_CTRL Register (0x3a) The SHDW_CTRL register controls writing to Group3 protected registers. Default at RESET = 0x00. The value 0x35 must be written to this register to allow writing to Group3 protected registers in the range 0x40–0x4f. The register always returns 0x00 on read. The register is reset to 0x00 after any successful write, including a write to non-Group3 registers. A read operation does not reset this register. Writing the value 0x27 results in all Group3 protected registers being refreshed from OTP programmed values. The register is reset to 0x00 after the REFRESH is complete. Figure 42. SHDW_CTRL Register 7 6 5 4 3 2 1 0 SHDW[7] SHDW[6] SHDW[5] SHDW[4] SHDW[3] SHDW[2] SHDW[1] SHDW[0] Copyright © 2011–2016, Texas Instruments Incorporated Submit Documentation Feedback 47 Product Folder Links: bq76PL536A |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
