TDA9885TSLASHV3 datasheet(14/56 Pages) PHILIPS

14 / 56 page

2003 Oct 02

Philips Semiconductors

Product speciﬁcation

I2C-bus controlled single and multistandard

alignment-free IF-PLL demodulators

TDA9885; TDA9886

Table 1

Slave address detection

9I2C-BUS CONTROL

9.1

Read format

Table 2

I2C-bus read format (slave transmits data)

Table 3

Explanation of Table 2

The master generates an acknowledge when it has received the dataword READ. The master next generates an

acknowledge, then slave begins transmitting the dataword READ, and so on until the master generates an

acknowledge-not bit and transmits a STOP condition.

SLAVE ADDRESS

SELECTABLE ADDRESS BIT

RESISTOR ON PIN

SIF1 AND SIF2

SIOMAD

MAD1

MAD2

yes

MAD3

yes

MAD4

yes

BYTE 1

BYTE 2

R/W

D7D6D5D4D3D2D1D0

slave address

data

SYMBOL

FUNCTION

START condition, generated by the master

Slave address

see Table 4

R/W = 1

read command, generated by the master

acknowledge bit, generated by the slave

Data

8-bit data word, transmitted by the slave (see Table 5)

acknowledge-not bit, generated by the master

STOP condition, generated by the master

TDA9885T/V3 Datasheet(PDF) 14 Page - NXP Semiconductors

TDA9885T/V3 Datasheet(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL