SX20AC75-ISLASHTQ datasheet(24/52 Pages) ETC

24 / 52 page

- 24 -

www.scenix.com

SX18AC/SX20AC/SX28AC/SX18AC75/SX20AC75/SX28AC75

10.2

Watchdog Timer

The watchdog logic consists of a Watchdog Timer which

shares the same 8-bit programmable prescaler with the

RTCC. The prescaler actually serves as a postscaler if

used in conjunction with the WDT, in contrast to its use as

a prescaler with the RTCC.

10.3

The Prescaler

The 8-bit prescaler may be assigned to either the RTCC

or the WDT through the PSA bit (bit 3 of the OPTION reg-

ister). Setting the PSA bit assigns the prescaler to the

WDT. If assigned to the WDT, the WDT clocks the pres-

caler and the prescaler divide rate is selected by the

PS0, PS1, and PS2 bits located in the OPTION register.

Clearing the PSA bit assigns the prescaler to the RTCC.

Once assigned to the RTCC, the prescaler clocks the

RTCC and the divide rate is selected by the PS0, PS1,

and PS2 bits in the OPTION register. The prescaler is not

mapped into the data memory, so run-time access is not

possible.

The prescaler cannot be assigned to both the RTCC and

WDT simultaneously.

Figure 10-1. RTCC and WDT Block Diagram

WDTE (from FUSE Word)

RTCC pin

MUX

8-Bit Prescaler

MUX (8 to 1)

8-Bits

WDT Time-out

Data Bus

WDT

MUX

RTCC

FOSC

RST

RTE_ES

PSA

PS2

PS1

PS0

OPTION

RTCC Rollover

Interrupt

RTE_IE

RTW

RTCC

Interrupt

Enable

SX20AC75-I/TQ Datasheet(PDF) 24 Page - List of Unclassifed Manufacturers

SX20AC75-I/TQ Datasheet(HTML) 24 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL