Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72325AR7-Auto Datasheet(PDF) 241 Page - STMicroelectronics

Part # ST72325AR7-Auto
Description  SCI asynchronous serial interface
PDF  243 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72325AR7-Auto Datasheet(HTML) 241 Page - STMicroelectronics

Back Button ST72325AR7-Auto Datasheet HTML 235Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 236Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 237Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 238Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 239Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 240Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 241Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 242Page - STMicroelectronics ST72325AR7-Auto Datasheet HTML 243Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 241 / 243 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
ST72325xxx-Auto
Known limitations
Doc ID 13770 Rev 3
241/243
22.1.6
TIMD set simultaneously with OC interrupt
If the 16-bit timer is disabled at the same time the output compare event occurs, the output
compare flag then gets locked and cannot be cleared before the timer is enabled again.
Impact on the application
If the output compare interrupt is enabled, then the output compare flag cannot be cleared in
the timer interrupt routine. Consequently, the interrupt service routine is called repeatedly.
Workaround
Disable the timer interrupt before disabling the timer. Again while enabling, first enable the
timer, then the timer interrupts.
●
Perform the following to disable the timer:
–
TACR1 or TBCR1 = 0x00h; // Disable the compare interrupt
–
TACSR | or TBCSR | = 0x40; // Disable the timer
●
Perform the following to enable the timer again:
–
TACSR & or TBCSR & = ~0x40; // Enable the timer
–
TACR1 or TBCR1 = 0x40; // Enable the compare interrupt
22.1.7
I2C multimaster
In multimaster configurations, if the ST7 I2C receives a START condition from another I2C
master after the START bit is set in the I2CCR register and before the START condition is
generated by the ST7 I2C, it may ignore the START condition from the other I2C master. In
this case, the ST7 master will receive a NACK from the other device. On reception of the
NACK, ST7 can send a restart and Slave address to re-initiate communication.
22.1.8
Pull-up always active on PE2
The I/O port internal pull-up is always active on I/O port E2. As a result, if PE2 is in output
mode low level, current consumption in Halt/Active Halt mode is increased.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com