Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72361AR4-Auto Datasheet(PDF) 139 Page - STMicroelectronics

Part # ST72361AR4-Auto
Description  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto Datasheet(HTML) 139 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 135Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 136Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 137Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 138Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 139Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 140Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 141Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 142Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 143Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 139 / 279 page
background image
ST72361xx-Auto
8-bit timer (TIM8)
Doc ID 12468 Rev 3
139/279
Bit 4 = PWM Pulse Width Modulation.
0: PWM mode is not active.
1: PWM mode is active, the OCMP1 pin outputs a programmable cyclic signal; the
length of the pulse depends on the value of OC1R register; the period depends on the
value of OC2R register.
Bit 3, 2 = CC[1:0] Clock Control.
The timer clock mode depends on these bits:
Bit 1 = IEDG2 Input Edge 2.
This bit determines which type of level transition on the ICAP2 pin will trigger the capture.
0: A falling edge triggers the capture.
1: A rising edge triggers the capture.
Bit 0 = Reserved, must be kept at 0.
13.7.3
Control/status register (CSR)
Read only (except bit 2 R/W)
Reset value: 0000 0000 (00h)
Bit 7 = ICF1 Input Capture Flag 1.
0: no input capture (reset value).
1: an input capture has occurred on the ICAP1 pin or the counter has reached the
OC2R value in PWM mode. To clear this bit, first read the SR register, then read or
write the IC1R register.
Bit 6 = OCF1 Output Compare Flag 1.
0: no match (reset value).
1: the content of the free running counter has matched the content of the OC1R
register. To clear this bit, first read the SR register, then read or write the OC1R
register.
Bit 5 = TOF Timer Overflow Flag.
0: no timer overflow (reset value).
1: the free running counter rolled over from FFh to 00h. To clear this bit, first read the
SR register, then read or write the CTR register.
Table 55.
Clock control bits
Timer clock
CC1
CC0
fCPU / 4
0
0
fCPU / 2
0
1
fCPU / 8
1
0
fOSC2 / 8000
(1)
1.
Not available in Slow mode in ST72F361.
11
7
0
ICF1
OCF1
TOF
ICF2
OCF2
TIMD
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com