 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
AT89C51AC3-RDTIM Datasheet(PDF) 34 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51AC3-RDTIM Datasheet(HTML) 34 Page - ATMEL Corporation |
|
|
34 / 141 page  34 AT89C51AC3 4383A–8051–10/04 Registers Table 10. PCON Register PCON (S87:h) Power configuration Register Reset Value= XXXX 0000b 7654 3210 ---- GF1 GF0 PD IDL Bit Number Bit Mnemonic Description 7-4 - Reserved The value read from these bits is indeterminate. Do not set these bits. 3GF1 General Purpose flag 1 One use is to indicate whether an interrupt occurred during normal operation or during Idle mode. 2GF0 General Purpose flag 0 One use is to indicate whether an interrupt occurred during normal operation or during Idle mode. 1PD Power-Down Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Power-Down mode. If IDL and PD are both set, PD takes precedence. 0IDL Idle Mode bit Cleared by hardware when an interrupt or reset occurs. Set to activate the Idle mode. If IDL and PD are both set, PD takes precedence. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
