Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

BLUENRG-2 Datasheet(PDF) 67 Page - STMicroelectronics

Part # BLUENRG-2
Description  Bluetooth® low energy wireless system-on-chip
PDF  190 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

BLUENRG-2 Datasheet(HTML) 67 Page - STMicroelectronics

Back Button BLUENRG-2 Datasheet HTML 63Page - STMicroelectronics BLUENRG-2 Datasheet HTML 64Page - STMicroelectronics BLUENRG-2 Datasheet HTML 65Page - STMicroelectronics BLUENRG-2 Datasheet HTML 66Page - STMicroelectronics BLUENRG-2 Datasheet HTML 67Page - STMicroelectronics BLUENRG-2 Datasheet HTML 68Page - STMicroelectronics BLUENRG-2 Datasheet HTML 69Page - STMicroelectronics BLUENRG-2 Datasheet HTML 70Page - STMicroelectronics BLUENRG-2 Datasheet HTML 71Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 190 page
background image
BlueNRG-2
Functional details
DocID030675 Rev 2
67/190
Bit
Field name
Reset
RW
Description
3
TXMIS
0x0
R
Transmit Masked Interrupt Status: gives the interrupt status
after masking of the transmit interrupt.
4
TURMIS
0x0
R
Transmit Underrun Masked Interrupt Status: gives the interrupt
status after masking of the transmit underrun interrupt.
5
TEMIS
0x0
R
Transmit FIFO Empty Masked Interrupt Status: gives the
interrupt status after masking of the transmit FIFO empty
interrupt.
31:6
RESERVED
0x0
R
RESERVED
Table 64: SPI - ICR register description: address offset SPI_BASE_ADDR+0x20
Bit
Field name
Reset
RW
Description
0
RORIC
0x0
W
Receive Overrun Clear Interrupt: writing 1 clears the receive
overrun interrupt.
1
RTIC
0x0
W
Receive Time Out Clear Interrupt: writing 1 clears the receive
timeout interrupt.
2
TURIC
0x0
W
Transmit Underrun Clear Interrupt: writing 1 clears the transmit
overrun interrupt.
31:3
RESERVED
0x0
R
RESERVED
Table 65: SPI - DMACR register description: address offset SPI_BASE_ADDR+0x24
Bit
Field name
Reset
RW
Description
0
RXDMASE
0x0
RW
Single receive DMA request.
0: Single transfer DMA in receive disable.
1: Single transfer DMA in receive enable.
1
RESERVED
0x0
R
RESERVED
2
TXDMASE
0x0
RW
Single transmit DMA request.
0: Single transfer DMA in transmit disable.
1: Single transfer DMA in transmit enable.
31:3
RESERVED
0x0
R
RESERVED
Table 66: SPI
– RXFRM register description: address offset SPI_BASE_ADDR+0x28
Bit
Field
name
Reset
RW
Description
31:0
RXFRM
0x00000000
RW
SPI Receive Frame register. Indicates the number of
frames to receive from the slave.
Table 67: SPI
– CHN register description: address offset SPI_BASE_ADDR+0x2C
Bit
Field name
Reset
RW
Description
31:0
CHN
0x00000000
RW
Dummy character register.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com