WM9714CLGEFLSLASHRV datasheet(36/120 Pages) CIRRUS

36 / 120 page

WM9714L

Rev 4.0

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

62h

ALC / Noise

Gate Control

15:14

ALCSEL

(OFF)

ALC function select

00 = ALC off (PGA gain set by register)

01 = Right channel only

10 = Left channel only

11 = Stereo (PGA registers unused)

13:11

MAXGAIN

111

(+30dB)

PGA gain limit for ALC

111 = +30dB

110 = +24dB

….(6dB steps)

001 = -6dB

000 = -12dB

10:9

ZCTIMEOUT

Programmable zero cross timeout (delay

for 12.288MHz BITCLK):

11: 2^17 * tbitclk (10.67 ms)

10: 2^16 * tbitclk (5.33 ms)

01: 2^15 * tbitclk (2.67 ms)

00: 2^14 * tbitclk (1.33 ms)

60h

ALC Control

15:12

ALCL

1011

(-12dB)

ALC target

– sets signal level at ADC

input

0000 = -28.5dB FS

0001 = -27.0dB FS

… (1.5dB steps)

1110 = -7.5dB FS

1111 = -6dB FS

11:8

HLD

0000

(0ms)

ALC hold time before gain is increased.

0000 = 0ms

0001 = 2.67ms

0010 = 5.33ms

… (time doubles with every step)

1111 = 43.691s

7:4

DCY

0011

(192ms)

ALC decay (gain ramp-up) time

0000 = 24ms

0001 = 48ms

0010 = 96ms

… (time doubles with every step)

1010 or higher = 24.58s

3:0

ATK

0010

(24ms)

ALC attack (gain ramp-down) time

0000 = 6ms

0001 = 12ms

0010 = 24ms

… (time doubles with every step)

1010 or higher = 6.14s

Table 14 ALC Control

MAXIMUM GAIN

The MAXGAIN register sets the maximum gain value that the PGA can be set to whilst under the

control of the ALC. This has no effect on the PGA when ALC is not enabled.

WM9714CLGEFL/RV Datasheet(PDF) 36 Page - Cirrus Logic

WM9714CLGEFL/RV Datasheet(HTML) 36 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL