Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 457 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 457 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 453Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 454Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 455Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 456Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 457Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 458Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 459Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 460Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 461Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 457 / 662 page
background image
Servicing the Host Interface
Host Interface Eight (HI8), Rev. 4
Freescale Semiconductor
16-31
Figure 16-18. HI8 Host Request Structure
16.10.8 Servicing Interrupts
When HREQ is connected to the Host Processor interrupt input, the HI8 can request service from
the Host Processor by asserting HREQ. HREQ is asserted when TXDE = 1. Generally, servicing
the interrupt begins with reading the Interface Status Register (ISG21R) to determine which DSC
flag has generated the interrupt. The Host Processor interrupt service routine must read or write
the appropriate HI8 register in order to clear the interrupt. HREQ is deasserted when the enabled
request is cleared or masked.
The Host Processor interrupts are external and use the HREQ pin. HREQ is normally connected
to the Host Processor maskable interrupt input. The Host Processor acknowledges host interrupts
by executing an interrupt service routine. The two LSBs (RXDF and TXDE) of the Interrupt
Status Register may be tested by the Host Processor to determine the interrupt source. Please
refer to Figure 16-18. The Host Processor interrupt service routine must read or write the
appropriate HI8 register in order to clear the interrupt. HREQ is deasserted when one of the
following occurs:
•
The enabled request is cleared or masked
•
The DSC is reset
76
5
432
10
RXDF
TXDE
TRDY
HF2
HF3
DMA
HREQ
ISR
765
432
10
RRE
Q
TRE
Q
HLEND
HF0
HF1
HM0
HM1
INIT
ICR
Host Request
Asserted
HRRQ
HREQ
HTRQ
Status
Enable
Reserved
HF3
TXDE
HF3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com