Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 453 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 453 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 449Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 450Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 451Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 452Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 453Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 454Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 455Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 456Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 457Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 453 / 662 page
background image
Servicing the Host Interface
Host Interface Eight (HI8), Rev. 4
Freescale Semiconductor
16-27
contents of this register are initialized to a pre-defined value by a hardware or software reset,
corresponding to the uninitialized interrupt vector in the MC68000 family.
Figure 16-13. Interrupt Vector Register (IVR)
See Programmer’s Sheet on Appendix page B - 144
16.10.3 Receive Byte Registers (RXH, RXL)
The Receive Byte Registers are viewed as two 8-bit read-only registers by the Host Processor.
These registers are called Receive Data High (RXH) and Receive Data Low (RXL). These two
registers receive data from the High Byte and Low Byte, respectively from the HTX register.
They are selected by three external Host Address (HA2, HA1, and HA0) inputs during a Host
Processor read operation or by an on-chip address counter in DMA operations. The Receive Byte
Registers contain valid data when the Receive Data Register Full (RXDF) bit is set. The Host
Processor may program the RREQ bit to assert the external HREQ pin when the RXDF bit is set.
This informs the Host Processor or Host DMA controller of the Receive Byte Registers full
condition. Reading the Data Register at Host Address $7 clears the RXDF bit.
•
When the HLEND bit in the Interface Control Register (ICR) is cleared, the Receive Data
Register High (RXH) register is located at address $6 and RXL at $7.
•
When the HLEND bit in the ICR is set, the RXH register is located at address $7 and the
RXL register, at $6.
Figure 16-14. HI8 Receive Byte High Register (RXH)
See Programmer’s Sheet on Appendix page B - 145
* Depends on HLEND setting
Base + $3
7
6
5
4
3
2
1
0
Read
IV7
IV6
IV5
IV4
IV3
IV2
IV1
IV0
Write
Reset
00001111
Base + $6/$7*
7
6
5
4
3
2
1
0
Read
RXH
Write
Reset
00000000



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com