VSC8504-02 datasheet(36/131 Pages) MICROSEMI

36 / 131 page

Functional Descriptions

VMDS-10507 VSC8504-02 Datasheet Revision 4.2

Figure 29 •

MDINT Configured as an Open-Source (Active-High) Pin

When a PHY generates an interrupt, the MDINT pin is asserted (driven high or low, depending on resistor

connection) if the interrupt pin enable bit (MII register 25.15) is set.

3.13

LED Interface

The LED interface supports the following configurations: direct drive, basic serial LED mode, and

enhanced serial LED mode. The polarity of the LED outputs is programmable and can be changed

through register 17E2, bits 13:10. The default polarity is active low.

Direct drive mode provides four LED signals per port, LED0_[0:3] through LED3_[0:3]. The mode and

function of each LED signal can be configured independently. When serial LED mode is enabled, the

direct drive pins not used by the serial LED interface remain available.

In basic serial LED mode, all signals that can be displayed on LEDs are sent as LED_Data and

LED_CLK for external processing. In enhanced serial LED mode, up to four LED signals per port can be

sent as LED_Data, LED_CLK, LED_LD, and LED_Pulse. The following sections provide detailed

information about the various LED modes.

Note: LED number is listed using the convention, LED<LED#>_<Port#>.

The following table shows the bit 9 settings for register 14G that are used to control the LED behavior for

all the LEDs in VSC8504-02.

Note: Enhanced serial LED mode will use the VDD LED drive state (alternate setting), regardless of the setting

in register 14G.9.

3.13.1

LED Modes

Each LED pin can be configured to display different status information that can be selected by setting the

LED mode in register 29. The modes listed in the following table are equivalent to the setting used in

modifying the value in register 17E2, bits 13:10. The blink/pulse-stretch is dependent on the LED

behavior setting in register 30.

Table 6 •

LED Drive State

Setting

Active

Not Active

14G.9 = 1 (default)

Ground

Tristate

14G.9 = 0 (alternate setting)

Ground

VDD

MDINT

(to the Station

Manager)

Interrupt Pin Enable

(Register 25.15)

Interrupt Pin Status

(Register 26.15)

External Pull-down

at the Station

Manager

For Open-source

(Active-high Mode)

VDDIO

PHY_n

MDINT

VSC8504-02 Datasheet(PDF) 36 Page - Microsemi Corporation

VSC8504-02 Datasheet(HTML) 36 Page - Microsemi Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL