Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

VSC8504-02 Datasheet(PDF) 56 Page - Microsemi Corporation

Part # VSC8504-02
Description  Quad-Port 10/100/1000BASE-T PHY with Synchronous Ethernet and QSGMII/SGMII MAC
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROSEMI [Microsemi Corporation]
Direct Link  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VSC8504-02 Datasheet(HTML) 56 Page - Microsemi Corporation

Back Button VSC8504-02 Datasheet HTML 52Page - Microsemi Corporation VSC8504-02 Datasheet HTML 53Page - Microsemi Corporation VSC8504-02 Datasheet HTML 54Page - Microsemi Corporation VSC8504-02 Datasheet HTML 55Page - Microsemi Corporation VSC8504-02 Datasheet HTML 56Page - Microsemi Corporation VSC8504-02 Datasheet HTML 57Page - Microsemi Corporation VSC8504-02 Datasheet HTML 58Page - Microsemi Corporation VSC8504-02 Datasheet HTML 59Page - Microsemi Corporation VSC8504-02 Datasheet HTML 60Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 56 / 131 page
background image
Registers
VMDS-10507 VSC8504-02 Datasheet Revision 4.2
45
4.2.1
Mode Control
The device register at memory address 0 controls several aspects of VSC8504-02 functionality. The
following table shows the available bit settings in this register and what they control.
27
Reserved
28
Auxiliary control and status
29
LED mode select
30
LED behavior
31
Extended register page access
Table 18 •
Mode Control, Address 0 (0x00)
Bit Name
Access Description
Default
15
Software reset
R/W
Self-clearing. Restores all serial management
interface (SMI) registers to default state,
except for sticky and super-sticky bits.
1: Reset asserted.
0: Reset de-asserted. Wait [X] after setting this
bit to initiate another SMI register access.
0
14
Loopback
R/W
1: Loopback enabled.
0: Loopback disabled. When loop back is
enabled, the device functions at the current
speed setting and with the current duplex
mode setting (bits 6, 8, and 13 of this register).
0
13
Forced speed selection
LSB
R/W
Least significant bit. MSB is bit 6.
00: 10 Mbps.
01: 100 Mbps.
10: 1000 Mbps.
11: Reserved.
0
12
Autonegotiation enable
R/W
1: Autonegotiation enabled.
0: Autonegotiation disabled.
1
11
Power-down
R/W
1: Power-down enabled.
0
10
Isolate
R/W
1: Disconnect the MAC-side interface of the
device from the rest of the datapath. Traffic
entering the PHY from either the MAC-side or
media-side interface will terminate inside the
PHY.
0
9
Restart autonegotiation
R/W
Self-clearing bit.
1: Restart autonegotiation on media interface.
0
8
Duplex
R/W
1: Full-duplex.
0: Half-duplex.
0
7
Collision test enable
R/W
1: Collision test enabled.
0
6
Forced speed selection
MSB
R/W
Most significant bit. LSB is bit 13.(1)
00: 10 Mbps.
01: 100 Mbps.
10: 1000 Mbps.
11: Reserved.
10
Table 17 •
Main Registers (continued)
Address Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com