XRT75VL00D datasheet(2/92 Pages) EXAR

2 / 92 page

XRT75VL00D

E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER

REV. 1.0.3

TRANSMIT INTERFACE CHARACTERISTICS

• Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the

line

• Integrated Pulse Shaping Circuit.

• Built-in B3ZS/HDB3 Encoder (which can be disabled).

• Accepts Transmit Clock with duty cycle of 30%-70%.

• Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications.

• Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and

ANSI T1.102_1993.

• Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE.

• Transmitter can be turned off in order to support redundancy designs.

RECEIVE INTERFACE CHARACTERISTICS

• Integrated Adaptive Receive Equalization for optimal Clock and Data Recovery.

• Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications.

• Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications.

• Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications.

• Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms.

• Built-in B3ZS/HDB3 Decoder (which can be disabled).

• Recovered Data can be muted while the LOS Condition is declared.

FIGURE 1. BLOCK DIAGRAM OF THE XRT 75VL00D

HOST/HW

STS-1/DS3

REQEN

RTIP

RRING

SR/DR

XRT75L03

RLB

RLOS

JATx/Rx

TPData

TNData

TxClk

TAOS

TxLEV

TxON

Note: Serial Processor Interface input pins are shared by in "Host" Mode and redefined in the "Hardware" Mode.

Device

Monitor

MTIP

MRING

DMO

Timing

Control

TTIP

TRING

Pulse

Shaping

HDB3/

B3ZS

Encoder

RLOL

RxON

RxClkINV

RxClk

RPOS

RNEG/

LCV

Control

Jitter

Attenuator

MUX

Line

Driver

LLB

Invert

Remote

LoopBack

HDB3/

B3ZS

Decoder

MUX

AGC/

Equalizer

Peak Detector

LOS

Detector

Slicer

Jitter

Attenuator

Serial

Processor

Interface

Local

LoopBack

Clock & Data

Recovery

Clock

Synthesizer

ExClk/12M

RESET

SClk

INT

SDO

SDI

CLK_OUT

XRT75VL00D Datasheet(PDF) 2 Page - Exar Corporation

XRT75VL00D Datasheet(HTML) 2 Page - Exar Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

Datasheet Download

Link URL