Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TDA8777HL/33/C1 Datasheet(PDF) 6 Page - NXP Semiconductors

Part # TDA8777HL/33/C1
Description  Triple 10-bit video DAC, up to 330 MHz sample frequency
PDF  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

TDA8777HL/33/C1 Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button TDA8777HL/33/C1 Datasheet HTML 2Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 3Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 4Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 5Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 6Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 7Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 8Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 9Page - NXP Semiconductors TDA8777HL/33/C1 Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 18 page
background image
TDA8777_3
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
Preliminary data sheet
Rev. 03 — 15 August 2005
6 of 18
Philips Semiconductors
TDA8777
Triple 10-bit video DAC, up to 330 MHz sample frequency
An external reference resistor must be connected between pin RSET and analog ground.
This resistor sets the reference current which determines the analog output level, and is
specified to be 560
Ω. This value allows a 1 V (p-p) output (video plus sync) into a 37.5 Ω
load, such as a double-terminated 75
Ω coaxial cable.
8.2 Blanking and sync pulse insertion
The video signal (see Figure 3) is comprised of the following three parts:
• The video information: defined by the 10 bits used to drive the DAC; nominal signal
amplitude = 700 mV (p-p)
• The sync pulse: a horizontal synchronization (hsync) pulse indicates the end of a
video line and the start of the next video line; sync nominal amplitude = 300 mV; sync
is added to the video signal output via the SYNC input (active LOW)
• The blanking period: allows interface-free detection of both sync and video, blanking
is allocated either side of the sync pulse; the blank level is equal to the video black
level; blanking is added to the video signal output via the BLANK input (active LOW).
The values of SYNC and BLANK are latched on the rising edge of the clock signal. When
no sync and no blank are applied, the DAC can be used continuously. This is the so-called
generic mode.
Because the signal delay in the DAC is 1.5 times the clock period, the sync and blank are
also delayed by 1.5 times the clock period.
9.
Limiting values
Fig 3.
Video signal sync pulse and blanking period
mle291
sync pulse
blanking period
video information
0.7 V
0.3 V
Table 4:
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
Min
Max
Unit
VDDA
analog supply voltage
referred to VSSA1
−0.5
+6.5
V
Vn
voltage on digital input pins
referred to VSSA2
−0.5
+5.5
V
Tstg
storage temperature
−55
+150
°C
Tamb
ambient temperature
0
70
°C
Tj
junction temperature
−40
+125
°C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com