 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP2517FD Datasheet(PDF) 1 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP2517FD Datasheet(HTML) 1 Page - Microchip Technology |
|
|
1 / 98 page  2017-2018 Microchip Technology Inc. DS20005688B-page 1 MCP2517FD Features General • External CAN FD Controller with SPI Interface • Arbitration Bit Rate up to 1 Mbps • Data Bit Rate up to 8 Mbps • CAN FD Controller modes - Mixed CAN 2.0B and CAN FD mode - CAN 2.0B mode • Conforms to ISO 11898-1:2015 Message FIFOs • 31 FIFOs, configurable as transmit or receive FIFOs • One Transmit Queue (TXQ) • Transmit Event FIFO (TEF) with 32 bit time stamp Message Transmission • Message transmission prioritization: - Based on priority bit field, and/or - Message with lowest ID gets transmitted first using the Transmit Queue (TXQ) • Programmable automatic retransmission attempts: unlimited, 3 attempts or disabled Message Reception • 32 Flexible Filter and Mask Objects • Each object can be configured to filter either: - Standard ID + first 18 data bits, or - Extended ID • 32-bit Time Stamp Special Features •VDD: 2.7 to 5.5V • Active current: max. 20 mA at 5.5 V, 40 MHz CAN clock • Sleep current: 10 µA, typical • Message objects are located in RAM: 2 KB • Up to 3 configurable interrupt pins • Bus Health Diagnostics and Error counters • Transceiver standby control • Start of frame pin for indicating the beginning of messages on the bus • Temperature ranges: - High (H): –40°C to +150°C Oscillator Options • 40, 20 or 4 MHz crystal, or ceramic resonator; or external clock input • Clock output with prescaler SPI Interface • Up to 20 MHz SPI clock speed • Supports SPI modes 0,0 and 1,1 • Registers and bit fields are arranged in a way to enable efficient access via SPI Safety Critical Systems • SPI commands with CRC to detect noise on SPI interface • Error Correction Code (ECC) protected RAM Additional Features • GPIO pins: INT0 and INT1 can be configured as general purpose I/O • Open drain outputs: TXCAN, INT, INT0, and INT1 pins can be configured as push/pull or open drain outputs Package Types *VDFN14 includes an Exposed Thermal Pad (EP); see Table 1-1 MCP2517FD SOIC14 MCP2517FD VDFN14 with wettable flanks* EP* 1 2 3 4 11 12 13 14 TXCAN OSC2 VDD INT SDI SDO nCS CLKO/SOF 5 10 RXCAN SCK 6 9 VSS OSC1 INT0/GPIO0/XSTBY 7 8 INT1/GPIO1 1 2 3 4 11 12 13 14 TXCAN OSC2 VDD INT SDI SDO nCS CLKO/SOF 5 10 RXCAN SCK 6 9 VSS OSC1 INT0/GPIO0/XSTBY 7 8 INT1/GPIO1 External CAN FD Controller with SPI Interface |
Similar Part No. - MCP2517FD |
|
Similar Description - MCP2517FD |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
