ADSP-SC571KSWZ-4 datasheet(76/142 Pages) AD

76 / 142 page

Rev. B

Page 76 of 142

June 2018

ADSP-SC570/SC571/SC572/SC573/ADSP-21571/21573

DDR3 SDRAM Write Cycle Timing

Table 51 and Figure 18 show mobile DDR3 SDRAM output ac timing, related to the DMC.

Table 51. DDR3 SDRAM Write Cycle Timing, VDD_DMC Nominal 1.5 V

450 MHz1

1 To ensure proper operation of the DDR3, all the DDR3 requirements must be strictly followed. See “Interfacing DDR3/DDR2/LPDDR Memory to ADSP-SC5xx/215xx

Processors” (EE-387).

Parameter

Min

Max

Unit

Switching Characteristics

tDQSS

DMC0_DQS Latching Rising Transitions to Associated Clock Edges2

2 Write command to first DMC0_DQS delay = WL × tCK + tDQSS.

–0.25

+0.25

tCK

tDS

Last Data Valid to DMC0_DQS Delay (Slew > 1 V/ns)

0.125

tDH

DMC0_DQS to First Data Invalid Delay (Slew > 1 V/ns)

0.150

tDSS

DMC0_DQS Falling Edge to Clock Setup Time

0.2

tCK

tDSH

DMC0_DQS Falling Edge Hold Time From DMC0_CK

0.2

tCK

tDQSH

DMC0_DQS Input High Pulse Width

0.45

0.55

tCK

tDQSL

DMC0_DQS Input Low Pulse Width

0.45

0.55

tCK

tWPRE

Write Preamble

0.9

tCK

tWPST

Write Postamble

0.3

tCK

tIPW

Address and Control Output Pulse Width

0.840

tDIPW

DMC0_DQ and DMC0_DM Output Pulse Width

0.550

Figure 18. DDR3 SDRAM Controller Output AC Timing

tDS

tDH

tDQSS

tDSH

tDSS

tWPRE

tDQSL

tDQSH

tWPST

DMC0_CK

tIPW

tDIPW

DMC0_LDQS/DMC0_UDQS

DMC0_CK

DMC0_Ax

DMC0 CONTROL

DMC0_DQSn

DMC0_LDM

DMC0_DQx

DMC0_UDM

NOTE: CONTROL =

DMC0_CS0, DMC0_CKE, DMC0_RAS, DMC0_CAS, AND DMC0_WE.

ADDRESS = DMC0_A00-13 AND DMC0_BA0-1.

ADSP-SC571KSWZ-4 Datasheet(PDF) 76 Page - Analog Devices

ADSP-SC571KSWZ-4 Datasheet(HTML) 76 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL