Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ADSP21569WCBCZ10RL Datasheet(PDF) 76 Page - Analog Devices

Part # ADSP21569WCBCZ10RL
Description  SHARC Single Core High Performance DSP (Up to 1 GHz)
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP21569WCBCZ10RL Datasheet(HTML) 76 Page - Analog Devices

Back Button ADSP21569WCBCZ10RL Datasheet HTML 72Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 73Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 74Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 75Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 76Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 77Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 78Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 79Page - Analog Devices ADSP21569WCBCZ10RL Datasheet HTML 80Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 76 / 104 page
background image
Rev. B
|
Page 76 of 104
|
February 2021
ADSP-21562/21563/21565/21566/21567/21569
Precision Clock Generator (PCG) (Direct Pin Routing)
This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes inputs directly from the DAI
pins (via pin buffers) and sends outputs directly to the DAI pins. For the other cases, where the PCG inputs and outputs are not directly
routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to
external DAI pins (DAI0_PINx).
Table 50. PCG (Direct Pin Routing)
Parameter
Min
Max
Unit
Timing Requirements
tPCGIP
Input Clock Period
tSCLK0 × 2
ns
tSTRIG
PCG Trigger Setup Before Falling Edge of PCG Input
Clock
4.5
ns
tHTRIG
PCG Trigger Hold After Falling Edge of PCG Input
Clock
3ns
Switching Characteristics
tDPCGIO
PCG Output Clock and Frame Sync Active Edge Delay
After PCG Input Clock
210
ns
tDTRIGCLK
PCG Output Clock Delay After PCG Trigger
2 + (2.5 × tPCGIP)
13.5 + (2.5 × tPCGIP)ns
tDTRIGFS
1
1 D = FSxDIV, PH = FSxPHASE. For more information, see the ADSP-2156x SHARC+ Processor Hardware Reference.
PCG Frame Sync Delay After PCG Trigger
2.5 + ((2.5 + D – PH) × tPCGIP)
13.5 + ((2.5 + D – PH) × tPCGIP)ns
tPCGOW
2
2 Normal mode of operation.
Output Clock Period
2 × tPCGIP – 1
ns
Figure 29. PCG (Direct Pin Routing)
DAI0_PIN20–1
PCG_TRIGx_I
DAI0_PIN20–1
PCG_EXTx_I
(CLKIN)
DAI0_PIN20–1
PCG_CLKx_O
DAI0_PIN20–1
PCG_FSx_O
tDTRIGFS
tDTRIGCLK
tDPCGIO
tSTRIG
tHTRIG
tPCGOW
tDPCGIO
tPCGIP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com