 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ST25R3911B Datasheet(PDF) 53 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST25R3911B Datasheet(HTML) 53 Page - STMicroelectronics |
|
|
53 / 116 page  Registers are set to their default state at power-up and after sending direct command Set Default. The exceptions are IO configuration register 1 , IO configuration register 2 and Operation control register. These registers are related to the hardware configuration and are reset to their default state only at power-up. Table 18. Registers map Address (hex) Main function Content Comment 00 IO configuration IO configuration register 1 Set to default state only at power-up RW 01 IO configuration register 2 RW 02 Operation control and Mode definition Operation control register Set to default state only at power-up RW 03 Mode definition register - RW 04 Bit rate definition register - RW 05 Configuration ISO14443A and NFC 106kb/s settings register - RW 06 ISO14443B settings register 1 - RW 07 ISO14443B and FeliCa settings register - RW 08 Stream mode definition register - RW 09 Auxiliary definition register - RW 0A Receiver configuration register 1 - RW 0B Receiver configuration register 2 - RW 0C Receiver configuration register 3 - RW 0D Receiver configuration register 4 - RW 0E Timer definition Mask receive timer register - RW 0F No-response timer register 1 - RW 10 No-response timer register 2 - RW 11 General purpose and no-response timer control register - RW 12 General purpose timer register 1 - RW 13 General purpose timer register 2 - RW 14 Interrupt and associated reporting Main interrupt register - RW 15 Mask timer and NFC interrupt register - RW 16 Mask error and wake-up interrupt register - RW 17 Main interrupt register - R 18 Mask timer and NFC interrupt register - R 19 Error and wake-up interrupt register - R 1A FIFO status register 1 - R 1B FIFO status register 2 - R 1C Collision display register - R 1D Definition of transmitted bytes Number of transmitted bytes register 1 - RW 1E Number of transmitted bytes register 2 - RW 1F NFCIP bit rate detection display NFCIP bit rate detection display register - R 20 A/D converter output A/D converter output register - R 21 Antenna calibration Antenna calibration control register - RW ST25R3911B Registers DS11793 - Rev 6 page 53/116 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
