Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST25R3911B Datasheet(PDF) 38 Page - STMicroelectronics

Part # ST25R3911B
Description  High performance HF reader / NFC initiator with 1.4 W supporting VHBR and AAT
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST25R3911B Datasheet(HTML) 38 Page - STMicroelectronics

Back Button ST25R3911B Datasheet HTML 34Page - STMicroelectronics ST25R3911B Datasheet HTML 35Page - STMicroelectronics ST25R3911B Datasheet HTML 36Page - STMicroelectronics ST25R3911B Datasheet HTML 37Page - STMicroelectronics ST25R3911B Datasheet HTML 38Page - STMicroelectronics ST25R3911B Datasheet HTML 39Page - STMicroelectronics ST25R3911B Datasheet HTML 40Page - STMicroelectronics ST25R3911B Datasheet HTML 41Page - STMicroelectronics ST25R3911B Datasheet HTML 42Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 116 page
background image
Figure 21. ISO14443A states for PCD and PICC
Standby
Poll for PICC
with REQA
Receive ATQA
Increase
Cascade level
ISO 14443-4
Check SAK
Perform bit frame
anticollision loop
Power off
(no field)
ISO 14443-4
Idle
(field ON)
Ready
Active
PICC states
PCD states
UID not complete
UID complete and PICC
compliant with ISO 14443-4
Setting up the ST25R3911B for ISO 14443A anticollision
To set up the ST25R3911B for the ISO14443A anticollision follow the steps indicated below.
1.
The Initiator operation mode of ST25R3911B must be set up for ISO 14443A in the Mode definition register
(default is already for ISO14443A).
2.
The Tx and Rx bit rates must be set to default (106 kbps) in the Bit rate definition register.
3.
Set the antcl bit in the ISO14443A and NFC 106kb/s settings register. This needs to be set before sending
the REQA (or WUPA). As a result, the ST25R3911B will not trigger a framing error if in case the collision
occurs in the ATQA or during anticollision procedure.
Note:
This bit must be set to one for REQA, WUPA and ANTOCOLLISION commands, for other commands it has to
be zero.
4.
Review and set a value for Mask receive timer register lower than the Frame delay time, as required by the
ISO14443A, and set the No-response timer register 1 and Section 1.3.17 No-response timer register 2
according to the requirements. This is typically larger than the FDT.
Note:
The ST25R3911B offers the resolution of n/2 (64/fc - half steps) compared to n (128/fc) as mentioned in ISO
14443A so that the receiver can be unmasked n/2 steps before the actual transmission from the PICC.
ST25R3911B
Application information
DS11793 - Rev 6
page 38/116



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com