| Electronic Components Datasheet Search |
|
MPC603EEC/D Datasheet(PDF) 4 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
MPC603EEC/D Datasheet(HTML) 4 Page - NXP Semiconductors |
|
4 / 32 page ![]() 4 PID6-603e Hardware Specifications, Rev 2 • Integrated power management — Low-power 3.3-volt design — Internal processor/bus clock multiplier that provides 1/1, 1.5/1, 2/1, 2.5/1, 3/1, 3.5/1, and 4/1 ratios — Three power saving modes: doze, nap, and sleep — Automatic dynamic power reduction when internal functional units are idle • In-system testability and debugging features through JTAG boundary-scan capability • 1.3 General Parameters The following list provides a summary of the general parameters of the 603e. Technology 0.5 µ CMOS, four-layer metal Die size 11.67 mm x 8.4 mm (98 mm 2) Transistor count 2.6 million Logic design Fully-static Package Surface mount 240-pin ceramic quad flat pack (CQFP) or 255-pin ceramic ball grid array (CBGA) Power supply 3.3 ± 5% V dc 1.4 Electrical and Thermal Characteristics This section provides the AC and DC electrical specifications and thermal characteristics for the 603e. 1.4.1 DC Electrical Characteristics The tables in this section describe the 603e DC electrical characteristics. Table 1 provides the absolute maximum ratings. Table 1. Absolute Maximum Ratings Characteristic Symbol Value Unit Core supply voltage Vdd –0.3 to 4.0 V PLL supply voltage AVdd –0.3 to 4.0 V I/O supply voltage OVdd –0.3 to 4.0 V Input voltage Vin –0.3 to 5.5 V Storage temperature range Tstg –55 to 150 °C Notes: 1. Functional operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device. 2. Caution: Vin must not exceed OVdd by more than 2.5 V at any time including during power-on reset. 3. Caution: OVdd must not exceed Vdd/AVdd by more than 2.5 V at any time including during power-on reset. 4. Caution: Vdd/AVdd must not exceed OVdd by more than 0.4 V at any time including during power-on reset. Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com AR CH IVE D B Y F RE ES CA LE SE MI CO ND UC TO R, INC . |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |