Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PSD835G2 Datasheet(PDF) 68 Page - STMicroelectronics

Part # PSD835G2
Description  Flash PSD, 5V Supply, for 8-bit MCUs 4 Mbit 256 Kbit Dual Flash Memories and 64 Kbit SRAM
PDF  102 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD835G2 Datasheet(HTML) 68 Page - STMicroelectronics

Back Button PSD835G2 Datasheet HTML 64Page - STMicroelectronics PSD835G2 Datasheet HTML 65Page - STMicroelectronics PSD835G2 Datasheet HTML 66Page - STMicroelectronics PSD835G2 Datasheet HTML 67Page - STMicroelectronics PSD835G2 Datasheet HTML 68Page - STMicroelectronics PSD835G2 Datasheet HTML 69Page - STMicroelectronics PSD835G2 Datasheet HTML 70Page - STMicroelectronics PSD835G2 Datasheet HTML 71Page - STMicroelectronics PSD835G2 Datasheet HTML 72Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 102 page
background image
PSD835G2
68/102
Port E – Functionality and Structure
Port E can be configured to perform one or more
of the following functions:
–
MCU I/O Mode
–
In-System Programming – JTAG port can be
enabled for programming/erase of the PSD
device. Refer to PROGRAMMING IN-CIR-
CUIT USING THE JTAG/ISP
INTERFACE, page 76 for more information.
–
Open Drain – Port E pins can be configured in
Open Drain Mode.
–
Battery Backup features – PE6 can be
configured as a Battery Input (VSTBY) pin. PE7
can be configured as a Battery On Indicator
output pin, indicating when VCC is less than
VBAT.
–
Latched Address Output – Provided latched
address (A7-A0) output.
Port F – Functionality and Structure
Port F can be configured to perform one or more
of the following functions:
–
MCU I/O Mode
–
CPLD Output – External Chip Select ECS7-
ECS0 can be connected to Port F (or Port C).
–
CPLD Input – as direct input of the CPLD
array.
–
Address In – addition high address inputs.
Direct input to the CPLD array, no Input
Macrocell (IMC) latching is available.
–
Latched Address Out – Provide latched
address out per Table 47., page 75.
–
Slew Rate – pins can be set up for fast slew
rate.
–
Data Port – connected to D7-D0 when Port F
is configured as Data Port for a non-
multiplexed bus.
–
Peripheral I/O Mode.
Port G – Functionality and Structure
Port G can be configured to perform one or more
of the following functions:
–
MCU I/O Mode
–
Latched Address Out – Provide latched
address out per Table 47., page 75.
–
Open Drain – pins can be configured in Open
Drain Mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com