Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AT89C51AC3-RDTIM Datasheet(PDF) 92 Page - ATMEL Corporation

Part # AT89C51AC3-RDTIM
Description  Enhanced 8-bit Microcontroller with 64KB Flash Memory
PDF  143 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51AC3-RDTIM Datasheet(HTML) 92 Page - ATMEL Corporation

Back Button AT89C51AC3-RDTIM Datasheet HTML 88Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 89Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 90Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 91Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 92Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 93Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 94Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 95Page - ATMEL Corporation AT89C51AC3-RDTIM Datasheet HTML 96Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 143 page
background image
92
AT89C51AC3
4383B–8051–01/05
Reset Value = 0001 0100b
Not bit addressable
Serial Peripheral Status Register
and Control (SPSCR)
The Serial Peripheral Status Register contains flags to signal the following conditions:
•
Data transfer complete
•
Write collision
•
Inconsistent logic level on SS pin (mode fault error)
Table 49. SPSCR Register
SPSCR - Serial Peripheral Status and Control register (0D5H)
3CPOL
Clock Polarity
Cleared to have the SCK set to ’0’ in idle state.
Set to have the SCK set to ’1’ in idle state.
2CPHA
Clock Phase
Cleared to have the data sampled when the SCK leaves the idle
state (see CPOL).
Set to have the data sampled when the SCK returns to idle state (see
CPOL).
1
SPR1
SPR2 SPR1
SPR0 Serial Peripheral Rate
00
0
Invalid
00
1
FCLK PERIPH /4
01
0
FCLK PERIPH /8
01
1
FCLK PERIPH /16
10
0
FCLK PERIPH /32
10
1
FCLK PERIPH /64
11
0
FCLK PERIPH /128
1
1
1
Invalid
0
SPR0
Bit Number
Bit Mnemonic
Description
76
543
210
SPIF
-
OVR
MODF
SPTE
UARTM
SPTEIE
MODFIE
Bit
Number
Bit
Mnemonic Description
7SPIF
Serial Peripheral Data Transfer Flag
Cleared by hardware to indicate data transfer is in progress or has been
approved by a clearing sequence.
Set by hardware to indicate that the data transfer has been completed.
This bit is cleared when reading or writing SPDATA after reading SPSCR.
6-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5OVR
Overrun Error Flag
- Set by hardware when a byte is received whereas SPIF is set (the previous
received data is not overwritten).
- Cleared by hardware when reading SPSCR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com