AM41PDS3228DB10IS datasheet(53/59 Pages) AMD

53 / 59 page

Am41PDS3228D

May 13, 2002

P R E L IMINARY

SRAM AC CHARACTERISTICS

Write Cycle

Notes:

1. WE# controlled, if CIOs is low, ignore UB#s and LB#s timing.

2. t

CW is measured from CE1#s going low to the end of write.

3. tWR is measured from the end of write to the address change. tWR applied in case a write ends as CE1#s or WE# going high.

4. tAS is measured from the address valid to the beginning of write.

5. A write occurs during the overlap (t

WP) of low CE#1 and low WE#. A write begins when CE1#s goes low and WE# goes low when

asserting UB#s or LB#s for a single byte operation or simultaneously asserting UB#s and LB#s for a double byte operation. A

write ends at the earliest transition when CE1#s goes high and WE# goes high. The tWP is measured from the beginning of write

to the end of write.

Figure 30.

SRAM Write Cycle—WE# Control

Parameter

Symbol

Description

10, 11

Unit

tWC

Write Cycle Time

Min

Chip Enable to End of Write

Min

tAS

Address Setup Time

Min

Address Valid to End of Write

Min

tBW

UB#s, LB#s to End of Write

Min

Write Pulse Time

Min

tWR

Write Recovery Time

Min

tWHZ

Write to Output High-Z

Min

Max

Data to Write Time Overlap

Min

tDH

Data Hold from Write Time

Min

End Write to Output Low-Z

min

Address

CS1#s

Data Undefined

UB#s, LB#s

WE#

Data In

Data Out

tWC

tCW

(See Note 2)

tAW

High-Z

Data Valid

CS2s

tCW

(See Note 2)

tBW

tWP

(See Note 5)

tAS

(See Note 4)

tWR (See Note 3)

tWHZ

tDW

tDH

tOW

AM41PDS3228DB10IS Datasheet(PDF) 53 Page - Advanced Micro Devices

AM41PDS3228DB10IS Datasheet(HTML) 53 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL