SMC032BFY6 datasheet(32/91 Pages) STMICROELECTRONICS

32 / 91 page

Command Interface

SMCxxxBF

32/91

Figure 9.

True IDE Multi-Word DMA Mode Read/Write waveforms

−CS0, −CS1

−IORD/−IOWR

Read Data D0-D15

Write Data D0-D15

ai13117

VALID

−∆ΜΑΡΘ

−∆ΜΑΧΚ

VALID

tLW, tLR

tKW

tKR

Table 23.

True IDE Multi-Word DMA Mode Read/Write timing

Symbol

Parameter

Mode 0

Mode 1

Mode 2

Mode 3

Mode 4

Unit

(1)

Cycle time (min)

480

150

120

100

(1)

-IORD / -IOWR asserted width (min)

215

-IORD data access (max)

150

-IORD data hold (min)

-IORD/-IOWR data setup (min)

100

-IOWR data hold (min)

DMACK to –IORD/-IOWR setup (min)

-IORD / -IOWR to -DMACK hold (min)

tKR

(1)

-IORD Low width (min)

tKW

(1)

-IOWR Low width (min)

215

tLR

-IORD to DMARQ delay (max)

120

tLW

-IOWR to DMARQ delay (max)

CS(1:0) valid to –IORD / -IOWR

CS(1:0) hold

10101010

-DMACK

t0 is the minimum total cycle time. tD is the minimum command active time. tKR and tKW are the minimum command

recovery time or command inactive time for input and output cycles, respectively. The actual cycle time is the sum of the

actual command active time and the actual command inactive time. The timing requirements of t0, tD, tKR, and tKW must be

respected. t0 is higher than tD + tKR or tD + tKW, for input and output cycles respectively. This means the host can lengthen

either tD or tKR/tKW, or both, to ensure that t0 is equal to or higher than the value reported in the device’s identify device

data. A CompactFlash Storage Card implementation shall support any legal host implementation.

SMC032BFY6 Datasheet(PDF) 32 Page - STMicroelectronics

SMC032BFY6 Datasheet(HTML) 32 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL