Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CYII4SC1300AA-QSC Datasheet(PDF) 23 Page - Cypress Semiconductor

Part # CYII4SC1300AA-QSC
Description  1.3 MPxl Rolling Shutter CMOS Image Sensor
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYII4SC1300AA-QSC Datasheet(HTML) 23 Page - Cypress Semiconductor

Back Button CYII4SC1300AA-QSC Datasheet HTML 19Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 20Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 21Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 22Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 23Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 24Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 25Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 26Page - Cypress Semiconductor CYII4SC1300AA-QSC Datasheet HTML 27Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 37 page
background image
IBIS4-1300
Document Number: 38-05707 Rev. *B
Page 23 of 37
Figure 18. Timing constraints for row readout initialization (blanking time)
Figure 18. and Table 9. illustrate the timing constraints of the
row initialization/ blanking sequence.
• The EOS_X pulse flags the end of the scanning of previous
line, and should be considered as a diagnostic means only.
The blanking sequence could start earlier or later.
SYNC_YL
SYNC_YR
CLK_YR
CLK YL
Tc
SHY
SIN
RESET
L/R
SYNC_X
Ts
Tr
Tr
Tw
Th
To
To
To
Tm
Tn
CLOCK_X
Table 9. Timing constraints on row initialization pulses sequence
Ta
Min 0
Delay between falling edge of CLK_Y* and SHY or SIN
Tc
Min 25 ns
CLK_YR & CLK_YL high time
Ts
Typ. 3 us
On-time of SIN (offset calibration pulse)
Delay between selection of new row and end of column amplifier calibration
Tw
Typ. 200 ns
Delay between end SIN and pixel reset
Tr
Typ. 1 us
On-time of reset pulse
Th
Typ 1 us
Th + Tr = Delay between pixel reset and column sample & hold
To
Typ 100 ns
Delay between SHY and L/R\
Overlap of L/R\ over 2nd reset pulse
Tm
Min 25 ns
On-time of one of the SYNC pulses. SYNC==low may only occur when the
associated CLOCK is high.
Tn
Min. 200 ns
Delay between SHY and start row readout
[+] Feedback
[+] Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com