PPC440EP datasheet(11/84 Pages) AMCC

11 / 84 page

AMCC Proprietary

440EP – PPC440EP Embedded Processor

Data Sheet

Revision 1.26 – April 25, 2007

PCI Interface

The PCI interface allows connection of PCI devices to the PowerPC processor and local memory. This interface is

designed to Version 2.2 of the PCI Specification and supports 32- bit PCI devices.

Reference Specifications:

• PowerPC CoreConnect Bus (PLB) Specification Version 3.1

• PCI Specification Version 2.2

• PCI Bus Power Management Interface Specification Version 1.1

Features include:

•PCI 2.2

– Frequency to 66MHz

– 32-bit bus

• PCI Host Bus Bridge or an Adapter Device's PCI interface

• Internal PCI arbitration function, supporting up to six external devices, that can be disabled for use with an

external arbiter

• Support for Message Signaled Interrupts

• Simple message passing capability

• Asynchronous to the PLB

• PCI Power Management 1.1

• PCI register set addressable both from on-chip processor and PCI device sides

• Ability to boot from PCI bus memory

• Error tracking/status

• Supports initiation of transfer to the following address spaces:

– Single beat I/O reads and writes

– Single beat and burst memory reads and writes

– Single beat configuration reads and writes (type 0 and type 1)

– Single beat special cycles

DDR SDRAM Memory Controller

The Double Data Rate (DDR) SDRAM memory controller supports industry standard discrete devices. Up to four

256MB logical banks are supported in limited configurations. Global memory timings, address and bank sizes, and

memory addressing modes are programmable.

Features include:

• Registered and non-registered industry standard discrete devices

• 32-bit memory interface with optional 8-bit ECC (SEC/DED)

• Sustainable 1.1GB/s peak bandwidth at 133MHz

• SSTL_2 logic

• 1 to 4 chip selects

• CAS latencies of 2, 2.5 and 3 supported

• DDR200/266 support

• Page mode accesses (up to eight open pages) with configurable paging policy

• Programmable address mapping and timing

• Hardware and software initiated self-refresh

• Power management (self-refresh, suspend, sleep)

PPC440EP Datasheet(PDF) 11 Page - Applied Micro Circuits Corporation

PPC440EP Datasheet(HTML) 11 Page - Applied Micro Circuits Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL